About: On performance estimation of a scalable VLIW soft-core on Altera and Xilinx FPGA platforms

Facets (new session)
Description
Metadata
Settings
- owl:sameAs
- Inference Rule:

About: On performance estimation of a scalable VLIW soft-core on Altera and Xilinx FPGA platforms Goto Sponge NotDistinct Permalink

An Entity of Type : http://linked.opendata.cz/ontology/domain/vavai/Vysledek, within Data Space : linked.opendata.cz associated with source document(s)

Attributes	Values
rdf:type	skos:Concept http://linked.opendata.cz/ontology/domain/vavai/Vysledek
rdfs:seeAlso	http://www.scopus.com/record/display.url?origin=AuthorProfile&view=basic&eid=2-s2.0-84890537348
Description	This paper presents performance estimations for a scalable VLIW soft-core implemented in various XILINX and ALTERA FPGAs. It covers the low-cost low-power devices as well as the latest high-end FPGA families of both providers. The results present the maximal clock frequency of the complete design including the processor core and the code and data memories. In the soft-core scaling experiment, the number of available execution units is scaled from 1 to 12. In the technology scaling experiment, the core was mapped to devices of semiconductor technology nodes from 90 nm down to the latest 28nm technology. The experiments show some interesting behaviour. For example, for small-sized cores the XILINX board outperforms the ALTERA, while for larger sized cores this situation completely changes. Finally, both FPGA platforms and ways of scaling the performance are compared with each other and some conclusions for a design space exploration of soft-cores are presented. This paper presents performance estimations for a scalable VLIW soft-core implemented in various XILINX and ALTERA FPGAs. It covers the low-cost low-power devices as well as the latest high-end FPGA families of both providers. The results present the maximal clock frequency of the complete design including the processor core and the code and data memories. In the soft-core scaling experiment, the number of available execution units is scaled from 1 to 12. In the technology scaling experiment, the core was mapped to devices of semiconductor technology nodes from 90 nm down to the latest 28nm technology. The experiments show some interesting behaviour. For example, for small-sized cores the XILINX board outperforms the ALTERA, while for larger sized cores this situation completely changes. Finally, both FPGA platforms and ways of scaling the performance are compared with each other and some conclusions for a design space exploration of soft-cores are presented. (en)
Title	On performance estimation of a scalable VLIW soft-core on Altera and Xilinx FPGA platforms On performance estimation of a scalable VLIW soft-core on Altera and Xilinx FPGA platforms (en)
skos:prefLabel	On performance estimation of a scalable VLIW soft-core on Altera and Xilinx FPGA platforms On performance estimation of a scalable VLIW soft-core on Altera and Xilinx FPGA platforms (en)
skos:notation	RIV/46747885:24220/13:#0002860!RIV14-MSM-24220___
http://linked.open...avai/predkladatel	Fakulta mechatroniky, informatiky a mezioborových studií
http://linked.open...avai/riv/aktivita	P S
http://linked.open...avai/riv/aktivity	P(LD13019), S
http://linked.open...vai/riv/dodaniDat	2014
http://linked.open...aciTvurceVysledku	Plíva, Zdeněk Pfeifer, Petr
http://linked.open.../riv/druhVysledku	D - Článek ve sborníku
http://linked.open...iv/duvernostUdaju	S - Úplné a pravdivé údaje nepodléhající ochraně podle zvláštních právních předpisů
http://linked.open...titaPredkladatele	Technická univerzita v Liberci / Fakulta mechatroniky, informatiky a mezioborových studií
http://linked.open...dnocenehoVysledku	93771
http://linked.open...ai/riv/idVysledku	RIV/46747885:24220/13:#0002860
http://linked.open...riv/jazykVysledku	eng - angličtina
http://linked.open.../riv/klicovaSlova	Core designs (en)
http://linked.open.../riv/klicoveSlovo	Core designs
http://linked.open...ontrolniKodProRIV	[AB6B98A5F76A]
http://linked.open...v/mistoKonaniAkce	Pilsen; Czech Republic
http://linked.open...i/riv/nazevZdroje	18th International Conference on Applied Electronics, AE 2013
http://linked.open...in/vavai/riv/obor	JC
http://linked.open...ichTvurcuVysledku	2 (xsd:int)
http://linked.open...cetTvurcuVysledku	5 (xsd:int)
http://linked.open...vavai/riv/projekt	Improvement in Reliability of Nano-scale circuits
http://linked.open...UplatneniVysledku	2013
http://linked.open...iv/tvurceVysledku	Plíva, Zdeněk Pfeifer, Petr Koal, T. Scholzel, M. Vierhaus, H. T.
http://linked.open...vavai/riv/typAkce	WRD - Světová
http://linked.open.../riv/zahajeniAkce	2013-01-01 (xsd:date)
issn	1803-7232
number of pages	4 (xsd:int)
http://purl.org/ne...btex#hasPublisher	IEEE Computer Society
https://schema.org/isbn	9788026101666
http://localhost/t...ganizacniJednotka	24220

Faceted Search & Find service v1.16.118 as of Jun 21 2024

Alternative Linked Data Documents: ODE Content Formats:

RDF

ODATA

Microdata

About

OpenLink Virtuoso version 07.20.3240 as of Jun 21 2024, on Linux (x86_64-pc-linux-gnu), Single-Server Edition (126 GB total memory, 58 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software