"Marseille" . "L\u00F3rencz, R\u00F3bert" . "An ASIC Linear Congruence Solver Synthesized with Three Cell Libraries"@en . "Bu\u010Dek, Ji\u0159\u00ED" . . . . . "An ASIC Linear Congruence Solver Synthesized with Three Cell Libraries" . "RIV/68407700:21240/14:00224305!RIV15-GA0-21240___" . "Proceedings of the 21st IEEE International Conference on Electronics Circuits and Systems" . "An ASIC Linear Congruence Solver Synthesized with Three Cell Libraries" . "Zahradnick\u00FD, Tom\u00E1\u0161" . . . "RIV/68407700:21240/14:00224305" . . "[AA7B26850639]" . . "4"^^ . . "system of linear equations; system of linear congruences; residue number system; error-free computation; ASIC; System on Chip"@en . "Kubal\u00EDk, Pavel" . "2014-12-07+01:00"^^ . "4"^^ . . . . . . . . "An ASIC Linear Congruence Solver Synthesized with Three Cell Libraries"@en . "The paper describes an ASIC implementation of a linear congruence solver, part of a parallel system for solution of linear equations, and presents synthesis results for three different standard cell libraries. The previous VHDL design was adapted to three ASIC technologies (130 nm, 110 nm, and 55 nm) from two different vendors and the synthesized results were mutually compared. The comparison results were further used to obtain a view of design properties in higher density technologies."@en . "21240" . "The paper describes an ASIC implementation of a linear congruence solver, part of a parallel system for solution of linear equations, and presents synthesis results for three different standard cell libraries. The previous VHDL design was adapted to three ASIC technologies (130 nm, 110 nm, and 55 nm) from two different vendors and the synthesized results were mutually compared. The comparison results were further used to obtain a view of design properties in higher density technologies." . "4"^^ . "L\u00F3rencz, R\u00F3bert" . "Monterey" . . "IEEE Circuits and Systems Society" . . "2426" . "10.1109/ICECS.2014.7050083" . "P(GAP103/12/2377)" . . . "978-1-4799-4243-5" . .