. . "Bu\u010Dek, Ji\u0159\u00ED" . "RIV/68407700:21240/14:00224196" . . "2014 International Symposium on System-on-Chip Proceedings" . "System on Chip Design of a Linear System Solver" . . "[0822D6C80864]" . "system of linear equations; system of linear congruences; residue number system; error-free computation; FPGA; System on Chip"@en . . . "10.1109/ISSOC.2014.6972445" . . "2014-10-28+01:00"^^ . "L\u00F3rencz, R\u00F3bert" . "System on Chip Design of a Linear System Solver"@en . "Tampere" . . . . . . . "RIV/68407700:21240/14:00224196!RIV15-GA0-21240___" . "6"^^ . "Piscataway" . . "978-1-4799-6889-3" . "This paper is focused on hardware error-free solution of dense linear systems using residual arithmetic on a System on Chip Modular System. The designed Modular System uses Residual Processors (RP)s for solving independent linear systems in residue arithmetic and combines RP solutions into solution of the linear system. A System on Chip architecture of the Modular System with several RPs is designed, each with a large memory unit used for data transfer and storage. A Xilinx FPGA architecture with a MicroBlaze processor is used to verify the proposed architecture. The experimental results are obtained for an evaluation FPGA board with Virtex 6 and a 1GiB DDR memory and serve for further theoretical analysis of the system performance for various linear system sizes and the architecture of the system." . . "L\u00F3rencz, R\u00F3bert" . "49141" . . . . "System on Chip Design of a Linear System Solver" . "This paper is focused on hardware error-free solution of dense linear systems using residual arithmetic on a System on Chip Modular System. The designed Modular System uses Residual Processors (RP)s for solving independent linear systems in residue arithmetic and combines RP solutions into solution of the linear system. A System on Chip architecture of the Modular System with several RPs is designed, each with a large memory unit used for data transfer and storage. A Xilinx FPGA architecture with a MicroBlaze processor is used to verify the proposed architecture. The experimental results are obtained for an evaluation FPGA board with Virtex 6 and a 1GiB DDR memory and serve for further theoretical analysis of the system performance for various linear system sizes and the architecture of the system."@en . "Kubal\u00EDk, Pavel" . . . "Zahradnick\u00FD, Tom\u00E1\u0161" . "4"^^ . "P(GAP103/12/2377)" . "System on Chip Design of a Linear System Solver"@en . "IEEE" . "4"^^ . . "21240" .