"IEEE Service Center" . "system of linear equations; residue number system; error-free computation; FPGA; ASIC"@en . "4"^^ . . "Residual processor (RP) is a dedicated hardware for solution of sets of linear congruences. RPs are parts of a larger modular system for error-free solution of linear equations in residue arithmetic. We present new FPGA and ASIC RP implementations, focusing mainly on their memory units being a bottleneck of the calculation and therefore determining the efficiency of the system. First, we choose an FPGA to easily test the functionality of our implementation, then we do the same in ASIC, and finally we compare both implementations together. The experimental FPGA results are obtained for Xilinx Virtex 6, while the ASIC results are obtained from Synopsys tools with a 130 nm standard cell library. Results also present a maximum matrix dimension fitting directly into the FPGA and achieved speed as a function of the dimension."@en . . "Comparison of FPGA and ASIC Implementation of a Linear Congruence Solver"@en . "66209" . "RIV/68407700:21240/13:00209154" . . "P(GAP103/12/2377)" . "RIV/68407700:21240/13:00209154!RIV14-GA0-21240___" . . . "[EEA30EBFA004]" . "Comparison of FPGA and ASIC Implementation of a Linear Congruence Solver" . "10.1109/DSD.2013.125" . "2013-09-04+02:00"^^ . . . . . . "Kubal\u00EDk, Pavel" . . . "Comparison of FPGA and ASIC Implementation of a Linear Congruence Solver"@en . . . "Proceedings of 16th Euromicro Conference on Digital System Design" . . "Piscataway" . . "4"^^ . . "Residual processor (RP) is a dedicated hardware for solution of sets of linear congruences. RPs are parts of a larger modular system for error-free solution of linear equations in residue arithmetic. We present new FPGA and ASIC RP implementations, focusing mainly on their memory units being a bottleneck of the calculation and therefore determining the efficiency of the system. First, we choose an FPGA to easily test the functionality of our implementation, then we do the same in ASIC, and finally we compare both implementations together. The experimental FPGA results are obtained for Xilinx Virtex 6, while the ASIC results are obtained from Synopsys tools with a 130 nm standard cell library. Results also present a maximum matrix dimension fitting directly into the FPGA and achieved speed as a function of the dimension." . "21240" . "L\u00F3rencz, R\u00F3bert" . "L\u00F3rencz, R\u00F3bert" . "Comparison of FPGA and ASIC Implementation of a Linear Congruence Solver" . . . "Santander" . "978-0-7695-5074-9" . . "4"^^ . . "Zahradnick\u00FD, Tom\u00E1\u0161" . "Bu\u010Dek, Ji\u0159\u00ED" .