. . . "Fault Models Usability Study for On-line Tested FPGA" . "Los Alamitos" . "P(GA102/09/1668), S, Z(MSM6840770014)" . . . . . "[A62CBD96FE1D]" . . . "IEEE Computer Society Press" . . "21240" . "2011-08-31+02:00"^^ . "Proceedings of the 14th Euromicro Conference on Digital System Design" . . "FPGA; fault model; Bit-flip; Stuck-at; fault simulation"@en . . "FPGAs are susceptible to many environment effects that can cause soft errors (errors which can be corrected by the reconfiguration ability of the FPGA). Two different fault models are discussed and compared in this paper. The first one - Stuck-at model - is widely used in many applications and it is not limited to the FPGAs. The second one - Bit-flip model - can affect SRAM cells that are used to configure the internal routing of the FPGA and to set up the behavior of the Look-Up Tables (LUTs). The change of the LUT behavior is the only Bit-flip effect considered in this paper. A fault model analysis has been performed on small example designs in order to find the differences between the fault models. This paper discusses the relevance of using two types of models Stuck-at and Bit-flip with respect to the dependability characteristics Fault Security (FS) and Self-Testing (ST). The fault simulation using both fault models has been performed to verify the analysis"@en . "Fault Models Usability Study for On-line Tested FPGA"@en . . . . . . "FPGAs are susceptible to many environment effects that can cause soft errors (errors which can be corrected by the reconfiguration ability of the FPGA). Two different fault models are discussed and compared in this paper. The first one - Stuck-at model - is widely used in many applications and it is not limited to the FPGAs. The second one - Bit-flip model - can affect SRAM cells that are used to configure the internal routing of the FPGA and to set up the behavior of the Look-Up Tables (LUTs). The change of the LUT behavior is the only Bit-flip effect considered in this paper. A fault model analysis has been performed on small example designs in order to find the differences between the fault models. This paper discusses the relevance of using two types of models Stuck-at and Bit-flip with respect to the dependability characteristics Fault Security (FS) and Self-Testing (ST). The fault simulation using both fault models has been performed to verify the analysis" . "Fault Models Usability Study for On-line Tested FPGA"@en . "Kubal\u00EDk, Pavel" . . "4"^^ . "Fault Models Usability Study for On-line Tested FPGA" . "Oulu" . "Kohl\u00EDk, Martin" . "199424" . . "4"^^ . "4"^^ . . . . . "Boreck\u00FD, Jaroslav" . "RIV/68407700:21240/11:00182599!RIV12-MSM-21240___" . "RIV/68407700:21240/11:00182599" . "978-0-7695-4494-6" . . . "Kub\u00E1tov\u00E1, Hana" .