. "2005-04-13+02:00"^^ . "decomposistion, logical function, partitioning, minimization"@en . . "Nen\u00ED k dispozici"@cs . . "21230" . . "We present a method allowing us to determine the grouping of the outputs of the multi output Boolean logic function for a single-level partitioning and minimization. Some kind of decomposition is often needed during the synthesis of logic circuits and the subsequent mapping onto technology. Sometimes a circuit has to be divided into several stand-alone parts, among its outputs, or possibly its inputs. It could be a case of a design targeted into PLAs, GALs, or any other monolithic components having a limited number of inputs and/or outputs. We propose a methodology to determine the way how the original circuit has to be partitioned into several parts of an arbitrary size, in order to reduce the complexity of the individual parts. The method is based on our FC-Min minimizer, even when no Boolean minimization has to be involved here. The efficiency of the method is demonstrated on the standard MCNC benchmarks."@en . . "Output Grouping-Based Decomposition of Logic Functions"@en . . . . "535170" . . "Sopron" . . "Sopron" . . "2"^^ . . . "Kub\u00E1tov\u00E1, Hana" . "Nen\u00ED k dispozici"@cs . "2"^^ . "Output Grouping-Based Decomposition of Logic Functions" . "University of Western Hungary" . . "137 ; 144" . "Proceedings of IEEE Design and Diagnostics of Electronic Circuits and Systems Workshop" . "Output Grouping-Based Decomposition of Logic Functions" . . "RIV/68407700:21230/05:03108031" . "Fi\u0161er, Petr" . "Nen\u00ED k dispozici"@cs . . "P(GA102/04/2137), Z(MSM6840770014)" . . "Output Grouping-Based Decomposition of Logic Functions"@en . . . "8"^^ . "[E07994EFE137]" . "963-9364-48-7" . . "We present a method allowing us to determine the grouping of the outputs of the multi output Boolean logic function for a single-level partitioning and minimization. Some kind of decomposition is often needed during the synthesis of logic circuits and the subsequent mapping onto technology. Sometimes a circuit has to be divided into several stand-alone parts, among its outputs, or possibly its inputs. It could be a case of a design targeted into PLAs, GALs, or any other monolithic components having a limited number of inputs and/or outputs. We propose a methodology to determine the way how the original circuit has to be partitioned into several parts of an arbitrary size, in order to reduce the complexity of the individual parts. The method is based on our FC-Min minimizer, even when no Boolean minimization has to be involved here. The efficiency of the method is demonstrated on the standard MCNC benchmarks." . "RIV/68407700:21230/05:03108031!RIV06-GA0-21230___" .