. "984;987" . "4"^^ . "0"^^ . "The paper is focused on rapid prototyping for FPGA using the high-level environment of MATLAB/Simulink. An approach using combination of the Xilinx System Generator (XSG) and Handel-C is rewieved. A design flow to minimize HDL coding is considered." . . "0"^^ . "Matlab; Simulink; FPGA"@en . . "L\u00ED\u010Dko, Miroslav" . . . "Tich\u00FD, Milan" . . "3"^^ . "2003-09-01+02:00"^^ . "3-540-40822-3" . "P(LN00B096), P(ME 231), Z(AV0Z1075907)" . . . "MATLAB/Simulink based methodology for rapid-FPGA-prototyping."@en . . "K\u00FChl, M." . . . "MATLAB/Simulink based methodology for rapid-FPGA-prototyping." . . . . "RIV/67985556:_____/03:16030108!RIV/2004/AV0/A16004/N" . "Springer-Verlag" . "MATLAB/Simulink based methodology for rapid-FPGA-prototyping." . "[182A3C3CE0EE]" . "The paper is focused on rapid prototyping for FPGA using the high-level environment of MATLAB/Simulink. An approach using combination of the Xilinx System Generator (XSG) and Handel-C is rewieved. A design flow to minimize HDL coding is considered."@en . "MATLAB/Simulink based methodology for rapid-FPGA-prototyping."@en . . "Field-Programmable Logic and Applications. Proceedings of the 13th International Conference." . . "Schier, Jan" . . . . "Lisabon [PT]" . "4"^^ . "Berlin" . "RIV/67985556:_____/03:16030108" . "614523" . . .