"http://apps.webofknowledge.com/full_record.do?product=WOS&search_mode=GeneralSearch&qid=10&SID=W1INN4fIFD5m8h3IIim&page=1&doc=2" . "Jen\u00ED\u010Dek, Ji\u0159\u00ED" . "Nov\u00E1k, Ond\u0159ej" . "An evaluation of the application dependent FPGA test method"@en . . . . "In this paper we evaluate the application dependent FPGA (Field Programmable Gate Array) test method which uses an ASIC BIST (Application Specific Integrated Circuit Built-in Self-Test) techniques and tools and efficiently utilizes the properties of nowadays FPGA devices, such as the partial runtime reconfiguration. The method splits the tested circuit and then uses partial reconfiguration to change the role of the partitioned modules, which may act as testers or as response analyzers. Circuit partitions are translated to an ATPG (Automatic Test Pattern Generator) readable format and the deterministic test vectors are generated. The compression tool is used to compress test patterns, thus it is not required to create additional test access interfaces or to use multiple reconfigurations. We show that the usage of the method reduces test time and memory requirements and it leads to good test coverage results. Each step of the design flow is described and evaluated in detail as well as the experimental results and the hardware."@en . "978-1-4673-1187-8" . . . "S" . . . . "Rozkovec, Martin" . . "RIV/46747885:24220/12:#0002019!RIV13-MSM-24220___" . "RIV/46747885:24220/12:#0002019" . . "Proceedings of the 2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2012" . "24220" . "121955" . "Field programmable gate arrays"@en . . . "[80413C6989CD]" . . "10.1109/DDECS.2012.6219017" . "An evaluation of the application dependent FPGA test method" . "IEEE, 345 E 47TH ST, NEW YORK, NY 10017 USA" . "2012-04-18+02:00"^^ . . "3"^^ . "An evaluation of the application dependent FPGA test method"@en . . "000312905700011" . . "An evaluation of the application dependent FPGA test method" . "3"^^ . "4"^^ . "In this paper we evaluate the application dependent FPGA (Field Programmable Gate Array) test method which uses an ASIC BIST (Application Specific Integrated Circuit Built-in Self-Test) techniques and tools and efficiently utilizes the properties of nowadays FPGA devices, such as the partial runtime reconfiguration. The method splits the tested circuit and then uses partial reconfiguration to change the role of the partitioned modules, which may act as testers or as response analyzers. Circuit partitions are translated to an ATPG (Automatic Test Pattern Generator) readable format and the deterministic test vectors are generated. The compression tool is used to compress test patterns, thus it is not required to create additional test access interfaces or to use multiple reconfigurations. We show that the usage of the method reduces test time and memory requirements and it leads to good test coverage results. Each step of the design flow is described and evaluated in detail as well as the experimental results and the hardware." . "Tallinn, ESTONIA" .