. "P(7H10013), P(ED1.1.00/02.0070), P(LD12036), Z(MSM0021630528)" . "173988" . "Test Platform for Fault Tolerant Systems Design Qualities Verification" . "Straka, Martin" . "978-1-4673-1185-4" . . "Mi\u010Dulka, Luk\u00E1\u0161" . . . . "6"^^ . . . "2012-04-18+02:00"^^ . . . "Test Platform for Fault Tolerant Systems Design Qualities Verification" . . . . . "IEEE Computer Society" . . . . "Ka\u0161til, Jan" . "15th IEEE International Symposium on Design and Diagnostics of Electronic Circuits and Systems" . "In this paper, a methodology for fault tolerant systems design qualities verification is presented together with recovery technique for fault tolerant system after soft errors occurrence in SRAM-based FPGA. First, the principles of test platform based on external SEU injector are presented, all components of test platform and their role during SEU simulation are described. Then, the recovery technique based on the generic partial dynamic reconfiguration controller implemented inside FPGA is presented. The controller is used for the identification of faulty module in the fault tolerant system, reconfiguration of this module through ICAP interface and synchronization of the module after reconfiguration process with other modules in the system. The controller can be used for the identification of permanent faults in FPGA structure as well. The first experiments with test platform and reconfiguration controller are discussed in this paper." . "Kot\u00E1sek, Zden\u011Bk" . "In this paper, a methodology for fault tolerant systems design qualities verification is presented together with recovery technique for fault tolerant system after soft errors occurrence in SRAM-based FPGA. First, the principles of test platform based on external SEU injector are presented, all components of test platform and their role during SEU simulation are described. Then, the recovery technique based on the generic partial dynamic reconfiguration controller implemented inside FPGA is presented. The controller is used for the identification of faulty module in the fault tolerant system, reconfiguration of this module through ICAP interface and synchronization of the module after reconfiguration process with other modules in the system. The controller can be used for the identification of permanent faults in FPGA structure as well. The first experiments with test platform and reconfiguration controller are discussed in this paper."@en . "Test Platform for Fault Tolerant Systems Design Qualities Verification"@en . "RIV/00216305:26230/12:PU98180" . . "controller, fault tolernat system, FPGA, SEU, injector, test platform"@en . "4"^^ . . . "Tallin" . . . "[4E2B1F1FE926]" . . . "4"^^ . "Tallinn" . . . . "26230" . "RIV/00216305:26230/12:PU98180!RIV13-MSM-26230___" . . "Test Platform for Fault Tolerant Systems Design Qualities Verification"@en .