This HTML5 document contains 39 embedded RDF statements represented using HTML+Microdata notation.

The embedded RDF content will be recognized by any processor of HTML5 Microdata.

Namespace Prefixes

PrefixIRI
dctermshttp://purl.org/dc/terms/
n16http://localhost/temp/predkladatel/
n18http://linked.opendata.cz/resource/domain/vavai/riv/tvurce/
n13http://linked.opendata.cz/resource/domain/vavai/projekt/
n12http://linked.opendata.cz/ontology/domain/vavai/
skoshttp://www.w3.org/2004/02/skos/core#
n3http://linked.opendata.cz/ontology/domain/vavai/riv/
n9http://linked.opendata.cz/ontology/domain/vavai/riv/licencniPoplatek/
n2http://linked.opendata.cz/resource/domain/vavai/vysledek/
rdfhttp://www.w3.org/1999/02/22-rdf-syntax-ns#
n19http://linked.opendata.cz/ontology/domain/vavai/riv/vyuzitiJinymSubjektem/
n6http://linked.opendata.cz/ontology/domain/vavai/riv/klicoveSlovo/
n10http://linked.opendata.cz/ontology/domain/vavai/riv/duvernostUdaju/
xsdhhttp://www.w3.org/2001/XMLSchema#
n14http://linked.opendata.cz/ontology/domain/vavai/riv/aktivita/
n15http://linked.opendata.cz/ontology/domain/vavai/riv/jazykVysledku/
n4http://linked.opendata.cz/resource/domain/vavai/vysledek/RIV%2F68407700%3A21240%2F09%3A00165711%21RIV10-GA0-21240___/
n17http://linked.opendata.cz/ontology/domain/vavai/riv/obor/
n11http://linked.opendata.cz/ontology/domain/vavai/riv/druhVysledku/
n8http://reference.data.gov.uk/id/gregorian-year/

Statements

Subject Item
n2:RIV%2F68407700%3A21240%2F09%3A00165711%21RIV10-GA0-21240___
rdf:type
skos:Concept n12:Vysledek
dcterms:description
This work deals with design and implementation of a Serial ATA core with cryptography support in HDL language. The core is implemented and tested on Xilinx Virtex-5 FXT FPGA, Xilinx ML-507 development board. The system is controlled by using Ethernet frames. Cryptographic AES-128 core is placed between Ethernet and SATA core, making possible to crypt stream of transferred data. The design uses Xilinx Serial ATA PHY and Xiling TEMAC hard cores. First part of this work deals with analysis of Serial ATA protocol and cryptography as well, next part deals with overall system design, the last one describes system implementation and testing. This work deals with design and implementation of a Serial ATA core with cryptography support in HDL language. The core is implemented and tested on Xilinx Virtex-5 FXT FPGA, Xilinx ML-507 development board. The system is controlled by using Ethernet frames. Cryptographic AES-128 core is placed between Ethernet and SATA core, making possible to crypt stream of transferred data. The design uses Xilinx Serial ATA PHY and Xiling TEMAC hard cores. First part of this work deals with analysis of Serial ATA protocol and cryptography as well, next part deals with overall system design, the last one describes system implementation and testing.
dcterms:title
Serial ATA core with cryptography support Serial ATA core with cryptography support
skos:prefLabel
Serial ATA core with cryptography support Serial ATA core with cryptography support
skos:notation
RIV/68407700:21240/09:00165711!RIV10-GA0-21240___
n3:aktivita
n14:P
n3:aktivity
P(GA102/09/1668)
n3:dodaniDat
n8:2010
n3:domaciTvurceVysledku
n18:7205651
n3:druhVysledku
n11:R
n3:duvernostUdaju
n10:S
n3:entitaPredkladatele
n4:predkladatel
n3:idSjednocenehoVysledku
340879
n3:idVysledku
RIV/68407700:21240/09:00165711
n3:interniIdentifikace
2009-xkubalik-chloupek
n3:jazykVysledku
n15:eng
n3:klicovaSlova
HDL Language; FPGA; Cryptographic; SATA disc
n3:klicoveSlovo
n6:FPGA n6:HDL%20Language n6:SATA%20disc n6:Cryptographic
n3:kontrolniKodProRIV
[11CBD981B55E]
n3:licencniPoplatek
n9:Z
n3:lokalizaceVysledku
ČVUT FIT
n3:obor
n17:JC
n3:pocetDomacichTvurcuVysledku
1
n3:pocetTvurcuVysledku
2
n3:projekt
n13:GA102%2F09%2F1668
n3:rokUplatneniVysledku
n8:2009
n3:technickeParametry
Externí modul s přeloženým VHDL kódem
n3:tvurceVysledku
Kubalík, Pavel Chloupek, Martin
n3:vlastnik
n4:vlastnikVysledku
n3:vyuzitiJinymSubjektem
n19:P
n16:organizacniJednotka
21240