This HTML5 document contains 49 embedded RDF statements represented using HTML+Microdata notation.

The embedded RDF content will be recognized by any processor of HTML5 Microdata.

Namespace Prefixes

PrefixIRI
n10http://linked.opendata.cz/ontology/domain/vavai/riv/typAkce/
dctermshttp://purl.org/dc/terms/
n14http://localhost/temp/predkladatel/
n9http://purl.org/net/nknouf/ns/bibtex#
n8http://linked.opendata.cz/resource/domain/vavai/riv/tvurce/
n13http://linked.opendata.cz/ontology/domain/vavai/
n21https://schema.org/
n20http://linked.opendata.cz/resource/domain/vavai/zamer/
shttp://schema.org/
n5http://linked.opendata.cz/ontology/domain/vavai/riv/
skoshttp://www.w3.org/2004/02/skos/core#
n2http://linked.opendata.cz/resource/domain/vavai/vysledek/
rdfhttp://www.w3.org/1999/02/22-rdf-syntax-ns#
n12http://linked.opendata.cz/resource/domain/vavai/vysledek/RIV%2F68407700%3A21230%2F07%3A03133257%21RIV08-MSM-21230___/
n16http://linked.opendata.cz/ontology/domain/vavai/riv/klicoveSlovo/
n11http://linked.opendata.cz/ontology/domain/vavai/riv/duvernostUdaju/
xsdhhttp://www.w3.org/2001/XMLSchema#
n17http://linked.opendata.cz/ontology/domain/vavai/riv/jazykVysledku/
n15http://linked.opendata.cz/ontology/domain/vavai/riv/aktivita/
n18http://linked.opendata.cz/ontology/domain/vavai/riv/druhVysledku/
n6http://linked.opendata.cz/ontology/domain/vavai/riv/obor/
n7http://reference.data.gov.uk/id/gregorian-year/

Statements

Subject Item
n2:RIV%2F68407700%3A21230%2F07%3A03133257%21RIV08-MSM-21230___
rdf:type
skos:Concept n13:Vysledek
dcterms:description
An FPGA hardware fault emulator is presented. The emulator performs a single-bit fault injection in bitstream on top of the implemented circuit, emulating the SEU event. The combinatorial circuits mapped in FPGA are tested and SEU-fault resistance is observed. An FPGA hardware fault emulator is presented. The emulator performs a single-bit fault injection in bitstream on top of the implemented circuit, emulating the SEU event. The combinatorial circuits mapped in FPGA are tested and SEU-fault resistance is observed. An FPGA hardware fault emulator is presented. The emulator performs a single-bit fault injection in bitstream on top of the implemented circuit, emulating the SEU event. The combinatorial circuits mapped in FPGA are tested and SEU-fault resistance is observed.
dcterms:title
An FPGA based fault emulator An FPGA based fault emulator An FPGA based fault emulator
skos:prefLabel
An FPGA based fault emulator An FPGA based fault emulator An FPGA based fault emulator
skos:notation
RIV/68407700:21230/07:03133257!RIV08-MSM-21230___
n5:strany
42;43
n5:aktivita
n15:Z
n5:aktivity
Z(MSM6840770014)
n5:dodaniDat
n7:2008
n5:domaciTvurceVysledku
n8:7205651 n8:5680182 n8:7140827
n5:druhVysledku
n18:D
n5:duvernostUdaju
n11:S
n5:entitaPredkladatele
n12:predkladatel
n5:idSjednocenehoVysledku
409322
n5:idVysledku
RIV/68407700:21230/07:03133257
n5:jazykVysledku
n17:eng
n5:klicovaSlova
FPGA, fault emulator, fault injection, simulation, single-event-upset
n5:klicoveSlovo
n16:FPGA n16:fault%20emulator n16:fault%20injection n16:single-event-upset n16:simulation
n5:kontrolniKodProRIV
[F18CC07671AA]
n5:mistoKonaniAkce
Lübeck
n5:mistoVydani
Linz
n5:nazevZdroje
Proceedings of the Work in Progress Session held in connection with the EUROMICRO Conferences SEAA and DSD 2007
n5:obor
n6:JC
n5:pocetDomacichTvurcuVysledku
3
n5:pocetTvurcuVysledku
3
n5:rokUplatneniVysledku
n7:2007
n5:tvurceVysledku
Kubátová, Hana Kubalík, Pavel Kvasnička, Jiří
n5:typAkce
n10:WRD
n5:zahajeniAkce
2007-08-27+02:00
n5:zamer
n20:MSM6840770014
s:numberOfPages
2
n9:hasPublisher
Johannes Kepler University
n21:isbn
978-3-902457-16-5
n14:organizacniJednotka
21230