This HTML5 document contains 41 embedded RDF statements represented using HTML+Microdata notation.

The embedded RDF content will be recognized by any processor of HTML5 Microdata.

Namespace Prefixes

PrefixIRI
n15http://linked.opendata.cz/ontology/domain/vavai/riv/typAkce/
dctermshttp://purl.org/dc/terms/
n12http://purl.org/net/nknouf/ns/bibtex#
n17http://linked.opendata.cz/resource/domain/vavai/riv/tvurce/
n14http://linked.opendata.cz/ontology/domain/vavai/
n19http://linked.opendata.cz/resource/domain/vavai/zamer/
n8https://schema.org/
n18http://linked.opendata.cz/resource/domain/vavai/vysledek/RIV%2F67985556%3A_____%2F03%3A16030183%21RIV%2F2004%2FAV0%2FA16004%2FN/
shttp://schema.org/
skoshttp://www.w3.org/2004/02/skos/core#
n3http://linked.opendata.cz/ontology/domain/vavai/riv/
n2http://linked.opendata.cz/resource/domain/vavai/vysledek/
rdfhttp://www.w3.org/1999/02/22-rdf-syntax-ns#
n9http://linked.opendata.cz/ontology/domain/vavai/riv/klicoveSlovo/
n20http://linked.opendata.cz/ontology/domain/vavai/riv/duvernostUdaju/
xsdhhttp://www.w3.org/2001/XMLSchema#
n16http://linked.opendata.cz/ontology/domain/vavai/riv/jazykVysledku/
n7http://linked.opendata.cz/ontology/domain/vavai/riv/aktivita/
n13http://linked.opendata.cz/ontology/domain/vavai/riv/druhVysledku/
n10http://linked.opendata.cz/ontology/domain/vavai/riv/obor/
n4http://reference.data.gov.uk/id/gregorian-year/

Statements

Subject Item
n2:RIV%2F67985556%3A_____%2F03%3A16030183%21RIV%2F2004%2FAV0%2FA16004%2FN
rdf:type
skos:Concept n14:Vysledek
dcterms:description
This paper describes a new iterative method based on an integrated timing-driven approach to the FPGA layout synthesis. The method uses a global routing to assess the quality of a placement. The placement and routing algorithms use an unified nonlinear cost function that takes into account both area and delay constraints imposed by a design, and eliminates effects of different signal net routing orders. This paper describes a new iterative method based on an integrated timing-driven approach to the FPGA layout synthesis. The method uses a global routing to assess the quality of a placement. The placement and routing algorithms use an unified nonlinear cost function that takes into account both area and delay constraints imposed by a design, and eliminates effects of different signal net routing orders.
dcterms:title
Integrated iterative approach to FPGA placement. Integrated iterative approach to FPGA placement.
skos:prefLabel
Integrated iterative approach to FPGA placement. Integrated iterative approach to FPGA placement.
skos:notation
RIV/67985556:_____/03:16030183!RIV/2004/AV0/A16004/N
n3:strany
43;50
n3:aktivita
n7:Z
n3:aktivity
Z(AV0Z1075907)
n3:dodaniDat
n4:2004
n3:domaciTvurceVysledku
n17:4270320
n3:druhVysledku
n13:D
n3:duvernostUdaju
n20:S
n3:entitaPredkladatele
n18:predkladatel
n3:idSjednocenehoVysledku
610703
n3:idVysledku
RIV/67985556:_____/03:16030183
n3:jazykVysledku
n16:eng
n3:klicovaSlova
FPGA placement; global routing; integrated approach
n3:klicoveSlovo
n9:FPGA%20placement n9:integrated%20approach n9:global%20routing
n3:kontrolniKodProRIV
[B197F1FB7FF8]
n3:mistoKonaniAkce
Zvíkovské Podhradí [CZ]
n3:mistoVydani
Brno
n3:nazevZdroje
Počítačové Architektury & Diagnostika PAD 2003.
n3:obor
n10:JC
n3:pocetDomacichTvurcuVysledku
1
n3:pocetTvurcuVysledku
1
n3:pocetUcastnikuAkce
0
n3:pocetZahranicnichUcastnikuAkce
0
n3:rokUplatneniVysledku
n4:2003
n3:tvurceVysledku
Daněk, Martin
n3:typAkce
n15:CST
n3:zahajeniAkce
2003-09-24+02:00
n3:zamer
n19:AV0Z1075907
s:numberOfPages
8
n12:hasPublisher
Vysoké učení technické v Brně
n8:isbn
80-214-2471-0