This HTML5 document contains 37 embedded RDF statements represented using HTML+Microdata notation.

The embedded RDF content will be recognized by any processor of HTML5 Microdata.

Namespace Prefixes

PrefixIRI
dctermshttp://purl.org/dc/terms/
n19http://purl.org/net/nknouf/ns/bibtex#
n5http://localhost/temp/predkladatel/
n17http://linked.opendata.cz/resource/domain/vavai/riv/tvurce/
n13http://linked.opendata.cz/ontology/domain/vavai/
n15https://schema.org/
shttp://schema.org/
skoshttp://www.w3.org/2004/02/skos/core#
n3http://linked.opendata.cz/ontology/domain/vavai/riv/
n2http://linked.opendata.cz/resource/domain/vavai/vysledek/
rdfhttp://www.w3.org/1999/02/22-rdf-syntax-ns#
n9http://linked.opendata.cz/ontology/domain/vavai/riv/klicoveSlovo/
n4http://linked.opendata.cz/ontology/domain/vavai/riv/duvernostUdaju/
xsdhhttp://www.w3.org/2001/XMLSchema#
n11http://linked.opendata.cz/resource/domain/vavai/vysledek/RIV%2F49777513%3A23220%2F09%3A00503904%21RIV11-MSM-23220___/
n18http://linked.opendata.cz/ontology/domain/vavai/riv/jazykVysledku/
n16http://linked.opendata.cz/ontology/domain/vavai/riv/aktivita/
n10http://linked.opendata.cz/ontology/domain/vavai/riv/druhVysledku/
n6http://linked.opendata.cz/ontology/domain/vavai/riv/obor/
n14http://reference.data.gov.uk/id/gregorian-year/

Statements

Subject Item
n2:RIV%2F49777513%3A23220%2F09%3A00503904%21RIV11-MSM-23220___
rdf:type
n13:Vysledek skos:Concept
dcterms:description
This paper deals with the implementation of the evolvable hardware by FPGA devices. The present work examines the dependence of particular aspects of the genetic algorithm for the evolvable hardware domain usage. Practical implementation of this algorithm by the FPGA circuit is researched as well. In the paper, two practical examples of evolvable circuits are shown ? the combinational logic circuit and the evolutionary FIR filter. This paper deals with the implementation of the evolvable hardware by FPGA devices. The present work examines the dependence of particular aspects of the genetic algorithm for the evolvable hardware domain usage. Practical implementation of this algorithm by the FPGA circuit is researched as well. In the paper, two practical examples of evolvable circuits are shown ? the combinational logic circuit and the evolutionary FIR filter.
dcterms:title
Evolvable Hardware Implemented by FPGA Evolvable Hardware Implemented by FPGA
skos:prefLabel
Evolvable Hardware Implemented by FPGA Evolvable Hardware Implemented by FPGA
skos:notation
RIV/49777513:23220/09:00503904!RIV11-MSM-23220___
n3:aktivita
n16:S
n3:aktivity
S
n3:dodaniDat
n14:2011
n3:domaciTvurceVysledku
n17:7739001
n3:druhVysledku
n10:C
n3:duvernostUdaju
n4:S
n3:entitaPredkladatele
n11:predkladatel
n3:idSjednocenehoVysledku
314011
n3:idVysledku
RIV/49777513:23220/09:00503904
n3:jazykVysledku
n18:eng
n3:klicovaSlova
Evolvable hardware; FPGA; evolutionary design
n3:klicoveSlovo
n9:Evolvable%20hardware n9:FPGA n9:evolutionary%20design
n3:kontrolniKodProRIV
[672CD0FB2F49]
n3:mistoVydani
Poznan
n3:nazevEdiceCisloSvazku
;
n3:nazevZdroje
Computer Applications in Electrical Engineering
n3:obor
n6:JA
n3:pocetDomacichTvurcuVysledku
1
n3:pocetStranKnihy
306
n3:pocetTvurcuVysledku
1
n3:rokUplatneniVysledku
n14:2009
n3:tvurceVysledku
Burian, Petr
s:numberOfPages
18
n19:hasPublisher
COMPRINT
n15:isbn
978-83-89333-33-9
n5:organizacniJednotka
23220