This HTML5 document contains 49 embedded RDF statements represented using HTML+Microdata notation.

The embedded RDF content will be recognized by any processor of HTML5 Microdata.

Namespace Prefixes

PrefixIRI
dctermshttp://purl.org/dc/terms/
n8http://localhost/temp/predkladatel/
n14http://linked.opendata.cz/resource/domain/vavai/projekt/
n9http://linked.opendata.cz/resource/domain/vavai/riv/tvurce/
n17http://linked.opendata.cz/ontology/domain/vavai/
n16http://linked.opendata.cz/resource/domain/vavai/zamer/
shttp://schema.org/
skoshttp://www.w3.org/2004/02/skos/core#
n3http://linked.opendata.cz/ontology/domain/vavai/riv/
n18http://linked.opendata.cz/resource/domain/vavai/vysledek/RIV%2F00216305%3A26230%2F08%3APU80177%21RIV10-MSM-26230___/
n2http://linked.opendata.cz/resource/domain/vavai/vysledek/
rdfhttp://www.w3.org/1999/02/22-rdf-syntax-ns#
n5http://linked.opendata.cz/ontology/domain/vavai/riv/klicoveSlovo/
n15http://linked.opendata.cz/ontology/domain/vavai/riv/duvernostUdaju/
xsdhhttp://www.w3.org/2001/XMLSchema#
n11http://linked.opendata.cz/ontology/domain/vavai/riv/aktivita/
n4http://linked.opendata.cz/ontology/domain/vavai/riv/jazykVysledku/
n13http://linked.opendata.cz/ontology/domain/vavai/riv/druhVysledku/
n12http://linked.opendata.cz/ontology/domain/vavai/riv/obor/
n7http://reference.data.gov.uk/id/gregorian-year/

Statements

Subject Item
n2:RIV%2F00216305%3A26230%2F08%3APU80177%21RIV10-MSM-26230___
rdf:type
n17:Vysledek skos:Concept
dcterms:description
Embedded systems - multiprocessor systems on a chip with application specific instruction-set processors (ASIPs) - become indivisible part of our everyday lives. They are everywhere. Therefore, powerful and flexible way of design and simulation of these systems is needed. The simulators of ASIPs are created using an architecture description language called ISAC. In this paper, the basic concept of simulation, the communication protocol among ASIPs and the three-state synchronization protocol that is used in the distributed multiprocessor simulation are described. Further, the basic concept of profiling and consequential evaluation of profiling information is described. One needs the results from the simulation itself and the results<br>from the profiling to find bugs in the system and to optimize the system as a whole.<br> Embedded systems - multiprocessor systems on a chip with application specific instruction-set processors (ASIPs) - become indivisible part of our everyday lives. They are everywhere. Therefore, powerful and flexible way of design and simulation of these systems is needed. The simulators of ASIPs are created using an architecture description language called ISAC. In this paper, the basic concept of simulation, the communication protocol among ASIPs and the three-state synchronization protocol that is used in the distributed multiprocessor simulation are described. Further, the basic concept of profiling and consequential evaluation of profiling information is described. One needs the results from the simulation itself and the results<br>from the profiling to find bugs in the system and to optimize the system as a whole.<br>
dcterms:title
Distributed Simulation and Profiling of Multiprocessor Systems on a Chip Distributed Simulation and Profiling of Multiprocessor Systems on a Chip
skos:prefLabel
Distributed Simulation and Profiling of Multiprocessor Systems on a Chip Distributed Simulation and Profiling of Multiprocessor Systems on a Chip
skos:notation
RIV/00216305:26230/08:PU80177!RIV10-MSM-26230___
n3:aktivita
n11:P n11:Z
n3:aktivity
P(FT-TA3/128), Z(MSM0021630503), Z(MSM0021630528)
n3:cisloPeriodika
8
n3:dodaniDat
n7:2010
n3:domaciTvurceVysledku
n9:3398706 n9:1114840 n9:1975307
n3:druhVysledku
n13:J
n3:duvernostUdaju
n15:S
n3:entitaPredkladatele
n18:predkladatel
n3:idSjednocenehoVysledku
363880
n3:idVysledku
RIV/00216305:26230/08:PU80177
n3:jazykVysledku
n4:eng
n3:klicovaSlova
Application specific instruction-set processor, multiprocessor system on a chip, simulation, simulator, synchronization protocol, communication protocol, profiling, ISAC.<br><br>
n3:klicoveSlovo
n5:ISAC.%3Cbr%3E%3Cbr%3E n5:simulation n5:simulator n5:multiprocessor%20system%20on%20a%20chip n5:Application%20specific%20instruction-set%20processor n5:synchronization%20protocol n5:communication%20protocol n5:profiling
n3:kodStatuVydavatele
GR - Řecká republika
n3:kontrolniKodProRIV
[569799F4A832]
n3:nazevZdroje
WSEAS Transactions on Circuits
n3:obor
n12:JC
n3:pocetDomacichTvurcuVysledku
3
n3:pocetTvurcuVysledku
3
n3:projekt
n14:FT-TA3%2F128
n3:rokUplatneniVysledku
n7:2008
n3:svazekPeriodika
7
n3:tvurceVysledku
Masařík, Karel Přikryl, Zdeněk Hruška, Tomáš
n3:zamer
n16:MSM0021630528 n16:MSM0021630503
s:issn
1109-2734
s:numberOfPages
12
n8:organizacniJednotka
26230