This HTML5 document contains 50 embedded RDF statements represented using HTML+Microdata notation.

The embedded RDF content will be recognized by any processor of HTML5 Microdata.

Namespace Prefixes

PrefixIRI
n13http://linked.opendata.cz/ontology/domain/vavai/riv/typAkce/
dctermshttp://purl.org/dc/terms/
n20http://localhost/temp/predkladatel/
n16http://purl.org/net/nknouf/ns/bibtex#
n11http://linked.opendata.cz/resource/domain/vavai/riv/tvurce/
n4http://linked.opendata.cz/ontology/domain/vavai/
n15https://schema.org/
n9http://linked.opendata.cz/resource/domain/vavai/zamer/
shttp://schema.org/
n5http://linked.opendata.cz/ontology/domain/vavai/riv/
skoshttp://www.w3.org/2004/02/skos/core#
n2http://linked.opendata.cz/resource/domain/vavai/vysledek/
rdfhttp://www.w3.org/1999/02/22-rdf-syntax-ns#
n6http://linked.opendata.cz/ontology/domain/vavai/riv/klicoveSlovo/
n8http://linked.opendata.cz/ontology/domain/vavai/riv/duvernostUdaju/
xsdhhttp://www.w3.org/2001/XMLSchema#
n14http://linked.opendata.cz/ontology/domain/vavai/riv/aktivita/
n18http://linked.opendata.cz/ontology/domain/vavai/riv/jazykVysledku/
n10http://linked.opendata.cz/resource/domain/vavai/vysledek/RIV%2F00216305%3A26230%2F05%3APU55726%21RIV06-MSM-26230___/
n21http://linked.opendata.cz/ontology/domain/vavai/riv/obor/
n19http://linked.opendata.cz/ontology/domain/vavai/riv/druhVysledku/
n12http://reference.data.gov.uk/id/gregorian-year/

Statements

Subject Item
n2:RIV%2F00216305%3A26230%2F05%3APU55726%21RIV06-MSM-26230___
rdf:type
skos:Concept n4:Vysledek
dcterms:description
Increasing network bandwidth enables creation of more efficient and new<br> client-server type applications but requires more computational power in the servers. This paper presents a qualitatively new approach to implementation of~the applications in such servers. The proposed&nbsp; approach relies on the FPGA-based hardware accelerator board that supports implementation of the~computational core of the applications or pre/post-processing of the data in the FPGA. Usage of such board relieves the serveer from the network-related data processing while leaving more computational power to the application itself. This paper demonstrates the proposed approach and describes the developed application platform containing 1 or 10 Gbps network interface, PCI<br> interface, and CAM/SRAM/DRAM memory chips. Článek se zabívá popisem vytvořené platformy pro síťové aplikace.<br> Increasing network bandwidth enables creation of more efficient and new<br> client-server type applications but requires more computational power in the servers. This paper presents a qualitatively new approach to implementation of~the applications in such servers. The proposed&nbsp; approach relies on the FPGA-based hardware accelerator board that supports implementation of the~computational core of the applications or pre/post-processing of the data in the FPGA. Usage of such board relieves the serveer from the network-related data processing while leaving more computational power to the application itself. This paper demonstrates the proposed approach and describes the developed application platform containing 1 or 10 Gbps network interface, PCI<br> interface, and CAM/SRAM/DRAM memory chips.
dcterms:title
FPGA-Based Platform for Network Applications FPGA-Based Platform for Network Applications FPGA-Based Platform for Network Applications
skos:prefLabel
FPGA-Based Platform for Network Applications FPGA-Based Platform for Network Applications FPGA-Based Platform for Network Applications
skos:notation
RIV/00216305:26230/05:PU55726!RIV06-MSM-26230___
n5:strany
194-197
n5:aktivita
n14:Z
n5:aktivity
Z(MSM6383917201)
n5:dodaniDat
n12:2006
n5:domaciTvurceVysledku
n11:4123484 n11:9340386 n11:9452591
n5:druhVysledku
n19:D
n5:duvernostUdaju
n8:S
n5:entitaPredkladatele
n10:predkladatel
n5:idSjednocenehoVysledku
522034
n5:idVysledku
RIV/00216305:26230/05:PU55726
n5:jazykVysledku
n18:eng
n5:klicovaSlova
FPGA, network application, gmii, xgmii, PCI, bus master
n5:klicoveSlovo
n6:FPGA n6:xgmii n6:network%20application n6:bus%20master n6:gmii n6:PCI
n5:kontrolniKodProRIV
[E1FBF41F575B]
n5:mistoKonaniAkce
Sopron
n5:mistoVydani
Sopron
n5:nazevZdroje
Proc. of 8th IEEE Design and Diagnostic of Electronic Circuits and Systems Workshop
n5:obor
n21:JC
n5:pocetDomacichTvurcuVysledku
3
n5:pocetTvurcuVysledku
3
n5:rokUplatneniVysledku
n12:2005
n5:tvurceVysledku
Martínek, Tomáš Kořenek, Jan Zemčík, Pavel
n5:typAkce
n13:WRD
n5:zahajeniAkce
2005-04-13+02:00
n5:zamer
n9:MSM6383917201
s:numberOfPages
4
n16:hasPublisher
University of West Hungary
n15:isbn
963-9364-48-7
n20:organizacniJednotka
26230