This HTML5 document contains 52 embedded RDF statements represented using HTML+Microdata notation.

The embedded RDF content will be recognized by any processor of HTML5 Microdata.

Namespace Prefixes

PrefixIRI
dctermshttp://purl.org/dc/terms/
n6http://localhost/temp/predkladatel/
n11http://linked.opendata.cz/resource/domain/vavai/projekt/
n7http://linked.opendata.cz/resource/domain/vavai/riv/tvurce/
n15http://linked.opendata.cz/ontology/domain/vavai/
shttp://schema.org/
skoshttp://www.w3.org/2004/02/skos/core#
n3http://linked.opendata.cz/ontology/domain/vavai/riv/
n2http://linked.opendata.cz/resource/domain/vavai/vysledek/
rdfhttp://www.w3.org/1999/02/22-rdf-syntax-ns#
n4http://linked.opendata.cz/ontology/domain/vavai/riv/klicoveSlovo/
n17http://linked.opendata.cz/ontology/domain/vavai/riv/duvernostUdaju/
xsdhhttp://www.w3.org/2001/XMLSchema#
n14http://linked.opendata.cz/ontology/domain/vavai/riv/aktivita/
n9http://linked.opendata.cz/ontology/domain/vavai/riv/jazykVysledku/
n16http://linked.opendata.cz/resource/domain/vavai/vysledek/RIV%2F00216305%3A26230%2F03%3APU42670%21RIV%2F2004%2FGA0%2F262304%2FN/
n18http://linked.opendata.cz/ontology/domain/vavai/riv/obor/
n13http://linked.opendata.cz/ontology/domain/vavai/riv/druhVysledku/
n12http://reference.data.gov.uk/id/gregorian-year/

Statements

Subject Item
n2:RIV%2F00216305%3A26230%2F03%3APU42670%21RIV%2F2004%2FGA0%2F262304%2FN
rdf:type
skos:Concept n15:Vysledek
dcterms:description
Current hardware graphics rendering engines efficiently process huge amount of triangle data, but are not as suitable when operating on point-based scenes. This paper presents an architectural design for point-based rendering. We are using a previously developed hardware model featuring FPGA, DSP and CAM memory. Current hardware graphics rendering engines efficiently process huge amount of triangle data, but are not as suitable when operating on point-based scenes. This paper presents an architectural design for point-based rendering. We are using a previously developed hardware model featuring FPGA, DSP and CAM memory.
dcterms:title
Cache-Based Parallel Particle Rendering Engine Cache-Based Parallel Particle Rendering Engine
skos:prefLabel
Cache-Based Parallel Particle Rendering Engine Cache-Based Parallel Particle Rendering Engine
skos:notation
RIV/00216305:26230/03:PU42670!RIV/2004/GA0/262304/N
n3:strany
0-7
n3:aktivita
n14:P
n3:aktivity
P(GA102/02/0507)
n3:cisloPeriodika
1
n3:dodaniDat
n12:2004
n3:domaciTvurceVysledku
n7:9340386 n7:4911407 n7:1958313
n3:druhVysledku
n13:J
n3:duvernostUdaju
n17:S
n3:entitaPredkladatele
n16:predkladatel
n3:idSjednocenehoVysledku
600248
n3:idVysledku
RIV/00216305:26230/03:PU42670
n3:jazykVysledku
n9:eng
n3:klicovaSlova
particle, surfel, particle renderer, particle rendering engine, Field Programmable Gate Array - FPGA, Content Addressable Memory - CAM, Digital Signal Processor - DSP, Programmable Switching Matrix - PSM, Configurable Logic Block - CLB, cache, spatial da
n3:klicoveSlovo
n4:Programmable%20Switching%20Matrix n4:cache n4:Content%20Addressable%20Memory n4:Configurable%20Logic%20Block n4:spatial%20da n4:particle%20renderer n4:particle%20rendering%20engine n4:surfel n4:particle n4:Digital%20Signal%20Processor n4:Field%20Programmable%20Gate%20Array
n3:kodStatuVydavatele
CZ - Česká republika
n3:kontrolniKodProRIV
[8F0E676FAAC5]
n3:nazevZdroje
ElectronicsLetters.com - http://www.electronicsletters.com
n3:obor
n18:JC
n3:pocetDomacichTvurcuVysledku
3
n3:pocetTvurcuVysledku
3
n3:pocetUcastnikuAkce
0
n3:pocetZahranicnichUcastnikuAkce
0
n3:projekt
n11:GA102%2F02%2F0507
n3:rokUplatneniVysledku
n12:2003
n3:svazekPeriodika
2003
n3:tvurceVysledku
Herout, Adam Zemčík, Pavel Tišnovský, Pavel
s:issn
1213-161X
s:numberOfPages
8
n6:organizacniJednotka
26230