This HTML5 document contains 47 embedded RDF statements represented using HTML+Microdata notation.

The embedded RDF content will be recognized by any processor of HTML5 Microdata.

Namespace Prefixes

PrefixIRI
n12http://linked.opendata.cz/ontology/domain/vavai/riv/typAkce/
dctermshttp://purl.org/dc/terms/
n18http://purl.org/net/nknouf/ns/bibtex#
n7http://localhost/temp/predkladatel/
n10http://linked.opendata.cz/resource/domain/vavai/riv/tvurce/
n20http://linked.opendata.cz/ontology/domain/vavai/
n5http://linked.opendata.cz/resource/domain/vavai/vysledek/RIV%2F00216305%3A26220%2F06%3APU58990%21RIV06-MSM-26220___/
n19https://schema.org/
n14http://linked.opendata.cz/resource/domain/vavai/zamer/
shttp://schema.org/
skoshttp://www.w3.org/2004/02/skos/core#
n3http://linked.opendata.cz/ontology/domain/vavai/riv/
n2http://linked.opendata.cz/resource/domain/vavai/vysledek/
rdfhttp://www.w3.org/1999/02/22-rdf-syntax-ns#
n13http://linked.opendata.cz/ontology/domain/vavai/riv/klicoveSlovo/
n8http://linked.opendata.cz/ontology/domain/vavai/riv/duvernostUdaju/
xsdhhttp://www.w3.org/2001/XMLSchema#
n21http://linked.opendata.cz/ontology/domain/vavai/riv/aktivita/
n16http://linked.opendata.cz/ontology/domain/vavai/riv/jazykVysledku/
n17http://linked.opendata.cz/ontology/domain/vavai/riv/druhVysledku/
n15http://linked.opendata.cz/ontology/domain/vavai/riv/obor/
n4http://reference.data.gov.uk/id/gregorian-year/

Statements

Subject Item
n2:RIV%2F00216305%3A26220%2F06%3APU58990%21RIV06-MSM-26220___
rdf:type
n20:Vysledek skos:Concept
dcterms:description
This article describes the implementation of a RocketIO bit-error rate tester (BERT) on the DSP custom board FD64x. The BER test is aimed at the serial link between two transceivers placed in the Virtex-II Pro FPGA. The tester module generating PRBS pattern, verifying received data and counting bit errors. This article describes the implementation of a RocketIO bit-error rate tester (BERT) on the DSP custom board FD64x. The BER test is aimed at the serial link between two transceivers placed in the Virtex-II Pro FPGA. The tester module generating PRBS pattern, verifying received data and counting bit errors. Článek popisuje implementaci RocketIO bit-error testeru v FPGA sysému.
dcterms:title
BIT ERROR RATE TESTER založený na stukturách FPGA BIT ERROR RATE TESTER BASED ON FPGA STRUCTURE BIT ERROR RATE TESTER BASED ON FPGA STRUCTURE
skos:prefLabel
BIT ERROR RATE TESTER BASED ON FPGA STRUCTURE BIT ERROR RATE TESTER založený na stukturách FPGA BIT ERROR RATE TESTER BASED ON FPGA STRUCTURE
skos:notation
RIV/00216305:26220/06:PU58990!RIV06-MSM-26220___
n3:strany
433-436
n3:aktivita
n21:Z
n3:aktivity
Z(MSM0021630503)
n3:dodaniDat
n4:2006
n3:domaciTvurceVysledku
n10:2618397 n10:9625224
n3:druhVysledku
n17:D
n3:duvernostUdaju
n8:S
n3:entitaPredkladatele
n5:predkladatel
n3:idSjednocenehoVysledku
467164
n3:idVysledku
RIV/00216305:26220/06:PU58990
n3:jazykVysledku
n16:eng
n3:klicovaSlova
FPGA, FD64, Xilinx, BERT, RocketIO.
n3:klicoveSlovo
n13:Xilinx n13:FD64 n13:RocketIO. n13:FPGA n13:BERT
n3:kontrolniKodProRIV
[1ECBD8F1CE5B]
n3:mistoKonaniAkce
Brno
n3:mistoVydani
Brno
n3:nazevZdroje
Proceedings of IFAC WORKSHOP on Programmable Devices and Embedded Systems PDeS2003
n3:obor
n15:JC
n3:pocetDomacichTvurcuVysledku
2
n3:pocetTvurcuVysledku
2
n3:rokUplatneniVysledku
n4:2006
n3:tvurceVysledku
Bradáč, Zdeněk Valach, Soběslav
n3:typAkce
n12:WRD
n3:zahajeniAkce
2006-02-14+01:00
n3:zamer
n14:MSM0021630503
s:numberOfPages
4
n18:hasPublisher
Vysoké učení technické v Brně
n19:isbn
80-214-3130-X
n7:organizacniJednotka
26220