This HTML5 document contains 47 embedded RDF statements represented using HTML+Microdata notation.

The embedded RDF content will be recognized by any processor of HTML5 Microdata.

Namespace Prefixes

PrefixIRI
n13http://linked.opendata.cz/ontology/domain/vavai/riv/typAkce/
dctermshttp://purl.org/dc/terms/
n10http://purl.org/net/nknouf/ns/bibtex#
n9http://localhost/temp/predkladatel/
n8http://linked.opendata.cz/resource/domain/vavai/riv/tvurce/
n11http://linked.opendata.cz/ontology/domain/vavai/
n15https://schema.org/
n14http://linked.opendata.cz/resource/domain/vavai/zamer/
shttp://schema.org/
skoshttp://www.w3.org/2004/02/skos/core#
n3http://linked.opendata.cz/ontology/domain/vavai/riv/
n2http://linked.opendata.cz/resource/domain/vavai/vysledek/
rdfhttp://www.w3.org/1999/02/22-rdf-syntax-ns#
n16http://linked.opendata.cz/ontology/domain/vavai/riv/klicoveSlovo/
n7http://linked.opendata.cz/ontology/domain/vavai/riv/duvernostUdaju/
xsdhhttp://www.w3.org/2001/XMLSchema#
n17http://linked.opendata.cz/ontology/domain/vavai/riv/jazykVysledku/
n5http://linked.opendata.cz/ontology/domain/vavai/riv/aktivita/
n19http://linked.opendata.cz/ontology/domain/vavai/riv/druhVysledku/
n20http://linked.opendata.cz/ontology/domain/vavai/riv/obor/
n18http://linked.opendata.cz/resource/domain/vavai/vysledek/RIV%2F00216305%3A26220%2F05%3APU54603%21RIV06-MSM-26220___/
n4http://reference.data.gov.uk/id/gregorian-year/

Statements

Subject Item
n2:RIV%2F00216305%3A26220%2F05%3APU54603%21RIV06-MSM-26220___
rdf:type
n11:Vysledek skos:Concept
dcterms:description
This paper describes an introduction into the gate arrays FPGA. Spartan-3 development board was designed. Spartan-3 development board will be used to teach design of logic circuits and VHDL language. This paper describes all components, which are controlled by FPGA Spartan-3. This paper describes an introduction into the gate arrays FPGA. Spartan-3 development board was designed. Spartan-3 development board will be used to teach design of logic circuits and VHDL language. This paper describes all components, which are controlled by FPGA Spartan-3. Tento příspěvek popisuje výukový vývojový přípravek s obvodem FPGA Spartan-3. Tento přípravek je určen pro výuku Návrh digitálních integrovaných obvodů a jazyk VHDL.
dcterms:title
FPGA Education Development Board FPGA Education Development Board Výuková vývojová deska s obvodem FPGA
skos:prefLabel
Výuková vývojová deska s obvodem FPGA FPGA Education Development Board FPGA Education Development Board
skos:notation
RIV/00216305:26220/05:PU54603!RIV06-MSM-26220___
n3:strany
128-131
n3:aktivita
n5:Z
n3:aktivity
Z(MSM0021630503)
n3:dodaniDat
n4:2006
n3:domaciTvurceVysledku
n8:6429521 Bohrn, Marek n8:3071138
n3:druhVysledku
n19:D
n3:duvernostUdaju
n7:S
n3:entitaPredkladatele
n18:predkladatel
n3:idSjednocenehoVysledku
522031
n3:idVysledku
RIV/00216305:26220/05:PU54603
n3:jazykVysledku
n17:eng
n3:klicovaSlova
FPGA, VHDL, programmable logic device
n3:klicoveSlovo
n16:programmable%20logic%20device n16:VHDL n16:FPGA
n3:kontrolniKodProRIV
[30FFE8B383E4]
n3:mistoKonaniAkce
Chania, Crete, Greece
n3:mistoVydani
Brno
n3:nazevZdroje
Socrates Workshop. Intensive Training Programme in Electronic Systeme Design. Proceedings. Technological Institute of Chania (Greece)
n3:obor
n20:JA
n3:pocetDomacichTvurcuVysledku
3
n3:pocetTvurcuVysledku
3
n3:rokUplatneniVysledku
n4:2005
n3:tvurceVysledku
Fujcik, Lukáš Brzobohatý, Jaromír Bohrn, Marek
n3:typAkce
n13:CST
n3:zahajeniAkce
2005-09-21+02:00
n3:zamer
n14:MSM0021630503
s:numberOfPages
4
n10:hasPublisher
Ing. Zdeněk Novotný CSc.
n15:isbn
80-214-3042-7
n9:organizacniJednotka
26220