This HTML5 document contains 49 embedded RDF statements represented using HTML+Microdata notation.

The embedded RDF content will be recognized by any processor of HTML5 Microdata.

Namespace Prefixes

PrefixIRI
n12http://linked.opendata.cz/ontology/domain/vavai/riv/typAkce/
dctermshttp://purl.org/dc/terms/
n17http://localhost/temp/predkladatel/
n16http://purl.org/net/nknouf/ns/bibtex#
n20http://linked.opendata.cz/resource/domain/vavai/riv/tvurce/
n5http://linked.opendata.cz/resource/domain/vavai/projekt/
n9http://linked.opendata.cz/ontology/domain/vavai/
n13http://linked.opendata.cz/resource/domain/vavai/zamer/
n11https://schema.org/
shttp://schema.org/
n4http://linked.opendata.cz/ontology/domain/vavai/riv/
n14http://linked.opendata.cz/resource/domain/vavai/vysledek/RIV%2F00216305%3A26220%2F05%3APU51428%21RIV06-GA0-26220___/
skoshttp://www.w3.org/2004/02/skos/core#
n2http://linked.opendata.cz/resource/domain/vavai/vysledek/
rdfhttp://www.w3.org/1999/02/22-rdf-syntax-ns#
n15http://linked.opendata.cz/ontology/domain/vavai/riv/klicoveSlovo/
n18http://linked.opendata.cz/ontology/domain/vavai/riv/duvernostUdaju/
xsdhhttp://www.w3.org/2001/XMLSchema#
n21http://linked.opendata.cz/ontology/domain/vavai/riv/aktivita/
n6http://linked.opendata.cz/ontology/domain/vavai/riv/jazykVysledku/
n22http://linked.opendata.cz/ontology/domain/vavai/riv/obor/
n10http://linked.opendata.cz/ontology/domain/vavai/riv/druhVysledku/
n8http://reference.data.gov.uk/id/gregorian-year/

Statements

Subject Item
n2:RIV%2F00216305%3A26220%2F05%3APU51428%21RIV06-GA0-26220___
rdf:type
n9:Vysledek skos:Concept
dcterms:description
This paper describes an introduction into the gate arrays FPGA. Spartan-3 development board was designed. Spartan-3 development board will be used to teach design of logic circuits and VHDL language. This paper describes all components, which are controlled by FPGA Spartan-3. Článek popisuje vývojovou desku s obvodem FPGA Spartan-3 určenou pro výuku v předmětu Návrh digitálních integrovaných obvodů a jazyk VHDL. This paper describes an introduction into the gate arrays FPGA. Spartan-3 development board was designed. Spartan-3 development board will be used to teach design of logic circuits and VHDL language. This paper describes all components, which are controlled by FPGA Spartan-3.
dcterms:title
Spartan-3 Development Board for Education Spartan-3 Development Board for Education Vývojová deska s obvodem SPARTAN-3
skos:prefLabel
Spartan-3 Development Board for Education Vývojová deska s obvodem SPARTAN-3 Spartan-3 Development Board for Education
skos:notation
RIV/00216305:26220/05:PU51428!RIV06-GA0-26220___
n4:strany
407-410
n4:aktivita
n21:Z n21:P
n4:aktivity
P(GD102/03/H105), Z(MSM0021630503)
n4:dodaniDat
n8:2006
n4:domaciTvurceVysledku
Bohrn, Marek n20:6429521 n20:3071138
n4:druhVysledku
n10:D
n4:duvernostUdaju
n18:S
n4:entitaPredkladatele
n14:predkladatel
n4:idSjednocenehoVysledku
543776
n4:idVysledku
RIV/00216305:26220/05:PU51428
n4:jazykVysledku
n6:eng
n4:klicovaSlova
programable logic device, VHDL, FPGA
n4:klicoveSlovo
n15:FPGA n15:VHDL n15:programable%20logic%20device
n4:kontrolniKodProRIV
[EAF2BEE0A194]
n4:mistoKonaniAkce
Brno
n4:mistoVydani
Brno
n4:nazevZdroje
EDS'05 IMAPS CS INTERNATIONAL CONFERENCE PROCEEDINGS
n4:obor
n22:JA
n4:pocetDomacichTvurcuVysledku
3
n4:pocetTvurcuVysledku
3
n4:projekt
n5:GD102%2F03%2FH105
n4:rokUplatneniVysledku
n8:2005
n4:tvurceVysledku
Brzobohatý, Jaromír Bohrn, Marek Fujcik, Lukáš
n4:typAkce
n12:CST
n4:zahajeniAkce
2005-09-15+02:00
n4:zamer
n13:MSM0021630503
s:numberOfPages
4
n16:hasPublisher
Ing. Zdeněk Novotný CSc.
n11:isbn
80-214-2990-9
n17:organizacniJednotka
26220