About: Structure, Modeling and Realization of True Random Number Generator with Analog Noise Amplification     Goto   Sponge   NotDistinct   Permalink

An Entity of Type : http://linked.opendata.cz/ontology/domain/vavai/Vysledek, within Data Space : linked.opendata.cz associated with source document(s)

AttributesValues
rdf:type
rdfs:seeAlso
Description
  • This paper deals with true random number generator (TRNG) with analog noise amplification. It is device with non-deterministic features that has to be able to generate random bits. Random number generators help to ensure the security of cryptographic and communication systems by the generation of different session keys or are also used in simulators of various problems, for example, in the simulators of electrical circuits. Generated sequences of random numbers have specific features such as uniform distribution and high entropy. Part of this paper is description of realized hardware generator and its software model. Base on the general architecture of TRNG, structure of this generator was proposed. For debugging of proposed structure, software model in Verilog-A HDL language was created. The hardware generator was realized on the printed circuit board. Quality of output random bit sequences from software model and from realized generator was tested by the FIPS and NIST test suites.
  • This paper deals with true random number generator (TRNG) with analog noise amplification. It is device with non-deterministic features that has to be able to generate random bits. Random number generators help to ensure the security of cryptographic and communication systems by the generation of different session keys or are also used in simulators of various problems, for example, in the simulators of electrical circuits. Generated sequences of random numbers have specific features such as uniform distribution and high entropy. Part of this paper is description of realized hardware generator and its software model. Base on the general architecture of TRNG, structure of this generator was proposed. For debugging of proposed structure, software model in Verilog-A HDL language was created. The hardware generator was realized on the printed circuit board. Quality of output random bit sequences from software model and from realized generator was tested by the FIPS and NIST test suites. (en)
Title
  • Structure, Modeling and Realization of True Random Number Generator with Analog Noise Amplification
  • Structure, Modeling and Realization of True Random Number Generator with Analog Noise Amplification (en)
skos:prefLabel
  • Structure, Modeling and Realization of True Random Number Generator with Analog Noise Amplification
  • Structure, Modeling and Realization of True Random Number Generator with Analog Noise Amplification (en)
skos:notation
  • RIV/68407700:21230/12:00197358!RIV13-MSM-21230___
http://linked.open...avai/predkladatel
http://linked.open...avai/riv/aktivita
http://linked.open...avai/riv/aktivity
  • P(GA102/09/1601), P(VG20102015015), S
http://linked.open...vai/riv/dodaniDat
http://linked.open...aciTvurceVysledku
http://linked.open.../riv/druhVysledku
http://linked.open...iv/duvernostUdaju
http://linked.open...titaPredkladatele
http://linked.open...dnocenehoVysledku
  • 171883
http://linked.open...ai/riv/idVysledku
  • RIV/68407700:21230/12:00197358
http://linked.open...riv/jazykVysledku
http://linked.open.../riv/klicovaSlova
  • True random number generator; random number; analog noise (en)
http://linked.open.../riv/klicoveSlovo
http://linked.open...ontrolniKodProRIV
  • [7289F01EF4A1]
http://linked.open...v/mistoKonaniAkce
  • Brno
http://linked.open...i/riv/mistoVydani
  • Brno
http://linked.open...i/riv/nazevZdroje
  • Proceedings of Electronic Devices and Systems EDS 2012
http://linked.open...in/vavai/riv/obor
http://linked.open...ichTvurcuVysledku
http://linked.open...cetTvurcuVysledku
http://linked.open...vavai/riv/projekt
http://linked.open...UplatneniVysledku
http://linked.open...iv/tvurceVysledku
  • Jakovenko, Jiří
  • Kotě, Vlastimil
  • Molata, Vladimír
  • Nápravník, Tomáš
http://linked.open...vavai/riv/typAkce
http://linked.open.../riv/zahajeniAkce
number of pages
http://purl.org/ne...btex#hasPublisher
  • Vysoké učení technické v Brně. Fakulta elektrotechniky a komunikačních technologií
https://schema.org/isbn
  • 978-80-214-4539-0
http://localhost/t...ganizacniJednotka
  • 21230
is http://linked.open...avai/riv/vysledek of
Faceted Search & Find service v1.16.118 as of Jun 21 2024


Alternative Linked Data Documents: ODE     Content Formats:   [cxml] [csv]     RDF   [text] [turtle] [ld+json] [rdf+json] [rdf+xml]     ODATA   [atom+xml] [odata+json]     Microdata   [microdata+json] [html]    About   
This material is Open Knowledge   W3C Semantic Web Technology [RDF Data] Valid XHTML + RDFa
OpenLink Virtuoso version 07.20.3240 as of Jun 21 2024, on Linux (x86_64-pc-linux-gnu), Single-Server Edition (126 GB total memory, 35 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software