About: Digital Interpolator Implementation in VHDL

Facets (new session)
Description
Metadata
Settings
- owl:sameAs
- Inference Rule:

About: Digital Interpolator Implementation in VHDL Goto Sponge NotDistinct Permalink

An Entity of Type : http://linked.opendata.cz/ontology/domain/vavai/Vysledek, within Data Space : linked.opendata.cz associated with source document(s)

Attributes	Values
rdf:type	skos:Concept http://linked.opendata.cz/ontology/domain/vavai/Vysledek
Description	In this article we describe a creation, modeling, implementation and simulation of a digital interpolator. It will be used as a part of advanced radio transmission system. The input part of the system receiving part provides correct complex envelope sampling that is necessary for consequent signal processing. During the re-sampling, an interpolator co-operates with symbol timing estimator. It estimates correct sampling timing and controls an interpolator. We describe the process of interpolator modeling in Matlab in both floating and fixed point arithmetics for later implementation in the VHDL language for FPGA. The complete system was simulated in ISim, compared with the model and results are presented. In this article we describe a creation, modeling, implementation and simulation of a digital interpolator. It will be used as a part of advanced radio transmission system. The input part of the system receiving part provides correct complex envelope sampling that is necessary for consequent signal processing. During the re-sampling, an interpolator co-operates with symbol timing estimator. It estimates correct sampling timing and controls an interpolator. We describe the process of interpolator modeling in Matlab in both floating and fixed point arithmetics for later implementation in the VHDL language for FPGA. The complete system was simulated in ISim, compared with the model and results are presented. (en)
Title	Digital Interpolator Implementation in VHDL Digital Interpolator Implementation in VHDL (en)
skos:prefLabel	Digital Interpolator Implementation in VHDL Digital Interpolator Implementation in VHDL (en)
skos:notation	RIV/68407700:21230/10:00170679!RIV11-GA0-21230___
http://linked.open...avai/riv/aktivita	P S Z
http://linked.open...avai/riv/aktivity	P(FI-IM5/115), P(GAP102/10/1320), S, Z(MSM6840770014)
http://linked.open...vai/riv/dodaniDat	2011
http://linked.open...aciTvurceVysledku	Klíma, Miloš Boháč, Leoš Kekrt, Daniel Podgorný, Radek
http://linked.open.../riv/druhVysledku	D - Článek ve sborníku
http://linked.open...iv/duvernostUdaju	S - Úplné a pravdivé údaje nepodléhající ochraně podle zvláštních právních předpisů
http://linked.open...titaPredkladatele	České vysoké učení technické v Praze / Fakulta elektrotechnická
http://linked.open...dnocenehoVysledku	254436
http://linked.open...ai/riv/idVysledku	RIV/68407700:21230/10:00170679
http://linked.open...riv/jazykVysledku	eng - angličtina
http://linked.open.../riv/klicovaSlova	symbol timing synchronization; digital interpolation; complex envelope resampling (en)
http://linked.open.../riv/klicoveSlovo	complex envelope resampling digital interpolation symbol timing synchronization
http://linked.open...ontrolniKodProRIV	[D80A793B4727]
http://linked.open...v/mistoKonaniAkce	Velké Losiny
http://linked.open...i/riv/mistoVydani	Ostrava
http://linked.open...i/riv/nazevZdroje	RTT 2010 Proceedings
http://linked.open...in/vavai/riv/obor	JA
http://linked.open...ichTvurcuVysledku	4 (xsd:int)
http://linked.open...cetTvurcuVysledku	4 (xsd:int)
http://linked.open...vavai/riv/projekt	Research and modeling of advanced methods of image quality evaluation *Adaptive High-rate Point-to-point Microwave Line Featured by the Transmission Rate of 256 Mbit/s and Adaptive Power Control System
http://linked.open...UplatneniVysledku	2010
http://linked.open...iv/tvurceVysledku	Boháč, Leoš Klíma, Miloš Kekrt, Daniel Podgorný, Radek
http://linked.open...vavai/riv/typAkce	EUR - Evropská
http://linked.open.../riv/zahajeniAkce	2010-09-08 (xsd:date)
http://linked.open...n/vavai/riv/zamer	Výzkum perspektivních informačních a komunikačních technologií
number of pages	6 (xsd:int)
http://purl.org/ne...btex#hasPublisher	Vysoká škola báňská - Technická univerzita Ostrava. Fakulta elektrotechniky a informatiky. Katedra elektroniky a telekomunikační techniky
https://schema.org/isbn	978-80-248-2261-7
http://localhost/t...ganizacniJednotka	21230
is http://linked.open...avai/riv/vysledek of	Digital Interpolator Implementation in VHDL

Faceted Search & Find service v1.16.118 as of Jun 21 2024

Alternative Linked Data Documents: ODE Content Formats:

RDF

ODATA

Microdata

About

OpenLink Virtuoso version 07.20.3240 as of Jun 21 2024, on Linux (x86_64-pc-linux-gnu), Single-Server Edition (126 GB total memory, 48 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software