About: Internet of Things Building Blocks for Xilinx Artix7 FPGA with UTIA EdkDSP Accelerators. Vivado 2013.4 Designs with SW Demos

Facets (new session)
Description
Metadata
Settings
- owl:sameAs
- Inference Rule:

About: Internet of Things Building Blocks for Xilinx Artix7 FPGA with UTIA EdkDSP Accelerators. Vivado 2013.4 Designs with SW Demos Goto Sponge NotDistinct Permalink

An Entity of Type : http://linked.opendata.cz/ontology/domain/vavai/Vysledek, within Data Space : linked.opendata.cz associated with source document(s)

Attributes	Values
rdf:type	skos:Concept http://linked.opendata.cz/ontology/domain/vavai/Vysledek
rdfs:seeAlso	http://sp.utia.cz/index.php?ids=results&id=Utia_EdkDSP_Vivado_2013_4_AC701
Description	This application note describes the precompiled Vivado 2013.4 Artix7 designs with the floating point EdkDSP accelerators and examples of use of several basic design objects used in the IoT applications. The MicroBlaze SoC design with the AXI bus is based on the Xilinx BIST (build in self-test) provided by Xilinx for the Artix7 AC701 board and the Vivado 2014.3 design flow. The network HW controller is supporting 1Gbit/100Mbit/10Mbit standards with HW DMA and a SW stack based on the lwIP library and the Xilinx application note XAPP1026. The MicroBlaze processor is controlling 6 EdkDSP floating point accelerators. Each accelerator is organised as 8xSIMD reconfigurable data path, controlled by a PicoBlaze6 controller. This evaluation package is provided by UTIA for the Xilinx AC701 board with the 28nm Artix7 xc7a200t-2 FPGA part. This application note explains how to install and use the demonstrator on Windows7, (32 or 64 bit) and Xilinx AC701 board. This application note describes the precompiled Vivado 2013.4 Artix7 designs with the floating point EdkDSP accelerators and examples of use of several basic design objects used in the IoT applications. The MicroBlaze SoC design with the AXI bus is based on the Xilinx BIST (build in self-test) provided by Xilinx for the Artix7 AC701 board and the Vivado 2014.3 design flow. The network HW controller is supporting 1Gbit/100Mbit/10Mbit standards with HW DMA and a SW stack based on the lwIP library and the Xilinx application note XAPP1026. The MicroBlaze processor is controlling 6 EdkDSP floating point accelerators. Each accelerator is organised as 8xSIMD reconfigurable data path, controlled by a PicoBlaze6 controller. This evaluation package is provided by UTIA for the Xilinx AC701 board with the 28nm Artix7 xc7a200t-2 FPGA part. This application note explains how to install and use the demonstrator on Windows7, (32 or 64 bit) and Xilinx AC701 board. (en)
Title	Internet of Things Building Blocks for Xilinx Artix7 FPGA with UTIA EdkDSP Accelerators. Vivado 2013.4 Designs with SW Demos Internet of Things Building Blocks for Xilinx Artix7 FPGA with UTIA EdkDSP Accelerators. Vivado 2013.4 Designs with SW Demos (en)
skos:prefLabel	Internet of Things Building Blocks for Xilinx Artix7 FPGA with UTIA EdkDSP Accelerators. Vivado 2013.4 Designs with SW Demos Internet of Things Building Blocks for Xilinx Artix7 FPGA with UTIA EdkDSP Accelerators. Vivado 2013.4 Designs with SW Demos (en)
skos:notation	RIV/67985556:_____/14:00434378!RIV15-MSM-67985556
http://linked.open...avai/riv/aktivita	P
http://linked.open...avai/riv/aktivity	P(7H14007)
http://linked.open...vai/riv/dodaniDat	2015
http://linked.open...aciTvurceVysledku	Kadlec, Jiří
http://linked.open.../riv/druhVysledku	G/B - Funkční vzorek
http://linked.open...iv/duvernostUdaju	S - Úplné a pravdivé údaje nepodléhající ochraně podle zvláštních právních předpisů
http://linked.open...onomickeParametry	Ověření funkčních prvků pro Internet of Things (1 G ethernet, file system, TFTP a WWW server) v kombinaci s výpočty v plovoucí řádové čárce na prototypové desce AC701.
http://linked.open...titaPredkladatele	Ústav teorie informace a automatizace AV ČR, v. v. i.
http://linked.open...dnocenehoVysledku	22487
http://linked.open...ai/riv/idVysledku	RIV/67985556:_____/14:00434378
http://linked.open...terniIdentifikace	Utia_EdkDSP_Vivado_2013_4_AC701
http://linked.open...riv/jazykVysledku	eng - angličtina
http://linked.open...vai/riv/kategorie	A - Do 5 mil. Kč
http://linked.open.../riv/klicovaSlova	Internet of Things; programmable hardware; embedded floating-point accelerator (en)
http://linked.open.../riv/klicoveSlovo	embedded floating-point accelerator Internet of Things programmable hardware
http://linked.open...ontrolniKodProRIV	[D2197E7775BB]
http://linked.open.../licencniPoplatek	N - Poskytovatel licence na výsledek nepožaduje licenční poplatek
http://linked.open...in/vavai/riv/obor	JC
http://linked.open...ichTvurcuVysledku	1 (xsd:int)
http://linked.open...cetTvurcuVysledku	1 (xsd:int)
http://linked.open...vavai/riv/projekt	THINGS2DO - THIN but Great Silicon 2 Design Objects
http://linked.open...UplatneniVysledku	2014
http://linked.open...echnickeParametry	Demonstrátor dovolující připojení k 1G ethernet, generování www stránek a přenos souborů a použití akcelerátorů výpočtu v plovoucí řádové čárce na obvodu Xilinx Artix7 na prototypové desce AC701.
http://linked.open...iv/tvurceVysledku	Kadlec, Jiří
http://linked.open...avai/riv/vlastnik	Ústav teorie informace a automatizace AV ČR, v.v
http://linked.open...itiJinymSubjektem	A - Nabytí licence je nutné vždy

Faceted Search & Find service v1.16.118 as of Jun 21 2024

Alternative Linked Data Documents: ODE Content Formats:

RDF

ODATA

Microdata

About

OpenLink Virtuoso version 07.20.3240 as of Jun 21 2024, on Linux (x86_64-pc-linux-gnu), Single-Server Edition (126 GB total memory, 58 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software