About: Self-Reconfigurable Evolvable Hardware System for Adaptive Image Processing

Facets (new session)
Description
Metadata
Settings
- owl:sameAs
- Inference Rule:

About: Self-Reconfigurable Evolvable Hardware System for Adaptive Image Processing Goto Sponge NotDistinct Permalink

An Entity of Type : http://linked.opendata.cz/ontology/domain/vavai/Vysledek, within Data Space : linked.opendata.cz associated with source document(s)

Attributes	Values
rdf:type	skos:Concept http://linked.opendata.cz/ontology/domain/vavai/Vysledek
Description	This paper presents an evolvable hardware system, fully contained in an FPGA, which is capable of autonomously generating digital processing circuits, implemented on an array of processing elements (PEs). Candidate circuits are generated by an embedded evolutionary algorithm and implemented by means of dynamic partial reconfiguration, enabling evaluation in the final hardware. The PE array follows a systolic approach, and PEs do not contain extra logic such as path multiplexers or unused logic, so array performance is high. Hardware evaluation in the target device and the fast reconfiguration engine used yield smaller reconfiguration than evaluation times. This means that the complete evaluation cycle is faster than software-based approaches and previous evolvable digital systems. The selected application is digital image filtering and edge detection. The evolved filters yield better quality than classic linear and nonlinear filters using mean absolute error as standard comparison metric. This paper presents an evolvable hardware system, fully contained in an FPGA, which is capable of autonomously generating digital processing circuits, implemented on an array of processing elements (PEs). Candidate circuits are generated by an embedded evolutionary algorithm and implemented by means of dynamic partial reconfiguration, enabling evaluation in the final hardware. The PE array follows a systolic approach, and PEs do not contain extra logic such as path multiplexers or unused logic, so array performance is high. Hardware evaluation in the target device and the fast reconfiguration engine used yield smaller reconfiguration than evaluation times. This means that the complete evaluation cycle is faster than software-based approaches and previous evolvable digital systems. The selected application is digital image filtering and edge detection. The evolved filters yield better quality than classic linear and nonlinear filters using mean absolute error as standard comparison metric. (en)
Title	Self-Reconfigurable Evolvable Hardware System for Adaptive Image Processing Self-Reconfigurable Evolvable Hardware System for Adaptive Image Processing (en)
skos:prefLabel	Self-Reconfigurable Evolvable Hardware System for Adaptive Image Processing Self-Reconfigurable Evolvable Hardware System for Adaptive Image Processing (en)
skos:notation	RIV/00216305:26230/13:PU106283!RIV14-GA0-26230___
http://linked.open...avai/predkladatel	Fakulta informačních technologií
http://linked.open...avai/riv/aktivita	P
http://linked.open...avai/riv/aktivity	P(ED1.1.00/02.0070), P(GAP103/10/1517)
http://linked.open...iv/cisloPeriodika	8
http://linked.open...vai/riv/dodaniDat	2014
http://linked.open...aciTvurceVysledku	Sekanina, Lukáš
http://linked.open.../riv/druhVysledku	J - Článek v odborném periodiku
http://linked.open...iv/duvernostUdaju	S - Úplné a pravdivé údaje nepodléhající ochraně podle zvláštních právních předpisů
http://linked.open...titaPredkladatele	Vysoké učení technické v Brně / Fakulta informačních technologií
http://linked.open...dnocenehoVysledku	104561
http://linked.open...ai/riv/idVysledku	RIV/00216305:26230/13:PU106283
http://linked.open...riv/jazykVysledku	eng - angličtina
http://linked.open.../riv/klicovaSlova	evolutionary computing, genetic algorithms, evolvable hardware, FPGAs, self-adaptive systems, reconfigurable hardware, adaptable architectures, autonomous systems (en)
http://linked.open.../riv/klicoveSlovo	FPGAs adaptable architectures self-adaptive systems genetic algorithms evolutionary computing evolvable hardware reconfigurable hardware autonomous systems
http://linked.open...odStatuVydavatele	US - Spojené státy americké
http://linked.open...ontrolniKodProRIV	[E723D39221C4]
http://linked.open...i/riv/nazevZdroje	IEEE TRANSACTIONS ON COMPUTERS
http://linked.open...in/vavai/riv/obor	JC
http://linked.open...ichTvurcuVysledku	1 (xsd:int)
http://linked.open...cetTvurcuVysledku	6 (xsd:int)
http://linked.open...vavai/riv/projekt	IT4Innovations Centre of Excellence Natural Computing on Unconventional Platforms
http://linked.open...UplatneniVysledku	2013
http://linked.open...v/svazekPeriodika	62
http://linked.open...iv/tvurceVysledku	De la Torre, Eduardo Mora, Javier Otero, Andres Riesgo, Teresa Salvador, Ruben Sekanina, Lukáš
http://linked.open...ain/vavai/riv/wos	000321221000002
issn	0018-9340
number of pages	12 (xsd:int)
http://bibframe.org/vocab/doi	10.1109/TC.2013.78
http://localhost/t...ganizacniJednotka	26230

Faceted Search & Find service v1.16.118 as of Jun 21 2024

Alternative Linked Data Documents: ODE Content Formats:

RDF

ODATA

Microdata

About

OpenLink Virtuoso version 07.20.3240 as of Jun 21 2024, on Linux (x86_64-pc-linux-gnu), Single-Server Edition (126 GB total memory, 85 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software