Attributes | Values |
---|
rdf:type
| |
Description
| - In this paper, a new hardware architecture for the acceleration of symbolic regression problems using Cartesian Genetic Programming (CGP) is presented. <br>In order to minimize the number of expensive memory accesses, a new algorithm is proposed.<br>The search algorithm is implemented using PowerPC processor which is available in Xilinx FPGAs of Virtex family. <br>A significant speedup of evolution is obtained in comparison with a highly optimized software implementation of CGP. <br>
- In this paper, a new hardware architecture for the acceleration of symbolic regression problems using Cartesian Genetic Programming (CGP) is presented. <br>In order to minimize the number of expensive memory accesses, a new algorithm is proposed.<br>The search algorithm is implemented using PowerPC processor which is available in Xilinx FPGAs of Virtex family. <br>A significant speedup of evolution is obtained in comparison with a highly optimized software implementation of CGP. <br> (en)
|
Title
| - Efficient Hardware Accelerator for Symbolic Regression Problems
- Efficient Hardware Accelerator for Symbolic Regression Problems (en)
|
skos:prefLabel
| - Efficient Hardware Accelerator for Symbolic Regression Problems
- Efficient Hardware Accelerator for Symbolic Regression Problems (en)
|
skos:notation
| - RIV/00216305:26230/09:PU86222!RIV10-MSM-26230___
|
http://linked.open...avai/riv/aktivita
| |
http://linked.open...avai/riv/aktivity
| - P(GA102/07/0850), P(GD102/09/H042), Z(MSM0021630528)
|
http://linked.open...vai/riv/dodaniDat
| |
http://linked.open...aciTvurceVysledku
| |
http://linked.open.../riv/druhVysledku
| |
http://linked.open...iv/duvernostUdaju
| |
http://linked.open...titaPredkladatele
| |
http://linked.open...dnocenehoVysledku
| |
http://linked.open...ai/riv/idVysledku
| - RIV/00216305:26230/09:PU86222
|
http://linked.open...riv/jazykVysledku
| |
http://linked.open.../riv/klicovaSlova
| - hardware acceleration, regression problem, evolutionary design, image filter, fpga, powerpc<br> (en)
|
http://linked.open.../riv/klicoveSlovo
| |
http://linked.open...ontrolniKodProRIV
| |
http://linked.open...v/mistoKonaniAkce
| |
http://linked.open...i/riv/mistoVydani
| |
http://linked.open...i/riv/nazevZdroje
| - 5th Doctoral Workshop on Mathematical and Engineering Methods in Computer Science
|
http://linked.open...in/vavai/riv/obor
| |
http://linked.open...ichTvurcuVysledku
| |
http://linked.open...cetTvurcuVysledku
| |
http://linked.open...vavai/riv/projekt
| |
http://linked.open...UplatneniVysledku
| |
http://linked.open...iv/tvurceVysledku
| - Sekanina, Lukáš
- Vašíček, Zdeněk
|
http://linked.open...vavai/riv/typAkce
| |
http://linked.open.../riv/zahajeniAkce
| |
http://linked.open...n/vavai/riv/zamer
| |
number of pages
| |
http://purl.org/ne...btex#hasPublisher
| |
https://schema.org/isbn
| |
http://localhost/t...ganizacniJednotka
| |
is http://linked.open...avai/riv/vysledek
of | |