About: FPGA-based In-system Jitter Measurement

Facets (new session)
Description
Metadata
Settings
- owl:sameAs
- Inference Rule:

About: FPGA-based In-system Jitter Measurement Goto Sponge NotDistinct Permalink

An Entity of Type : http://linked.opendata.cz/ontology/domain/vavai/Vysledek, within Data Space : linked.opendata.cz associated with source document(s)

Attributes	Values
rdf:type	skos:Concept http://linked.opendata.cz/ontology/domain/vavai/Vysledek
Description	The paper presents a simple jitter measurement device implemented in FPGA. The device for the jitter measurement is closely coupled with a blind oversampling data recovery circuit (BO-CDR), which is sometimes used in asynchronous high speed data receivers as an alternative to the traditional PLL-based CDR circuit. The jitter measurement itself is based on estimating the edge density distribution over one unit interval via evaluating the number of detected edges in particular time intervals. The method enables simultaneous data transmission and real-time signal quality estimation without affecting the data signal, which is probably the main benefit of the proposed solution. There is no need for any additional hardware except the FPGA. The jitter evaluation is done completely within the gate array, requiring a few of its hardware resources. The proposed device was successfully implemented and tested on an optical data link. Real measurement results are presented together with reference measurements acqu The paper presents a simple jitter measurement device implemented in FPGA. The device for the jitter measurement is closely coupled with a blind oversampling data recovery circuit (BO-CDR), which is sometimes used in asynchronous high speed data receivers as an alternative to the traditional PLL-based CDR circuit. The jitter measurement itself is based on estimating the edge density distribution over one unit interval via evaluating the number of detected edges in particular time intervals. The method enables simultaneous data transmission and real-time signal quality estimation without affecting the data signal, which is probably the main benefit of the proposed solution. There is no need for any additional hardware except the FPGA. The jitter evaluation is done completely within the gate array, requiring a few of its hardware resources. The proposed device was successfully implemented and tested on an optical data link. Real measurement results are presented together with reference measurements acqu (en)
Title	FPGA-based In-system Jitter Measurement FPGA-based In-system Jitter Measurement (en)
skos:prefLabel	FPGA-based In-system Jitter Measurement FPGA-based In-system Jitter Measurement (en)
skos:notation	RIV/00216305:26220/11:PU94769!RIV13-MSM-26220___
http://linked.open...avai/predkladatel	Fakulta elektrotechniky a komunikačních technologií
http://linked.open...avai/riv/aktivita	P Z
http://linked.open...avai/riv/aktivity	P(ED2.1.00/03.0072), P(EE2.3.20.0007), P(GA102/09/0550), P(GAP102/11/1376), Z(MSM0021630513)
http://linked.open...vai/riv/dodaniDat	2013
http://linked.open...aciTvurceVysledku	Kolka, Zdeněk Kubíček, Michal
http://linked.open.../riv/druhVysledku	D - Článek ve sborníku
http://linked.open...iv/duvernostUdaju	S - Úplné a pravdivé údaje nepodléhající ochraně podle zvláštních právních předpisů
http://linked.open...titaPredkladatele	Vysoké učení technické v Brně / Fakulta elektrotechniky a komunikačních technologií
http://linked.open...dnocenehoVysledku	200268
http://linked.open...ai/riv/idVysledku	RIV/00216305:26220/11:PU94769
http://linked.open...riv/jazykVysledku	eng - angličtina
http://linked.open.../riv/klicovaSlova	bit error rate, confidence level, FPGA, jitter (en)
http://linked.open.../riv/klicoveSlovo	bit error rate confidence level FPGA jitter
http://linked.open...ontrolniKodProRIV	[6B8A9DC64112]
http://linked.open...v/mistoKonaniAkce	Praha
http://linked.open...i/riv/mistoVydani	Technická 2, Praha 6, 166 27
http://linked.open...i/riv/nazevZdroje	ISMOT Proceedings 2011
http://linked.open...in/vavai/riv/obor	JA
http://linked.open...ichTvurcuVysledku	2 (xsd:int)
http://linked.open...cetTvurcuVysledku	2 (xsd:int)
http://linked.open...vavai/riv/projekt	Wireless communication teams Centre of sensor, information and communication systems Optical beams study for atmospheric static and mobile communications Effect of Propagation Impairments on Error Performance of Future Broadband Terrestrial Wireless Systems
http://linked.open...UplatneniVysledku	2011
http://linked.open...iv/tvurceVysledku	Kolka, Zdeněk Kubíček, Michal
http://linked.open...vavai/riv/typAkce	EUR - Evropská
http://linked.open.../riv/zahajeniAkce	2011-06-20 (xsd:date)
http://linked.open...n/vavai/riv/zamer	Advanced Electronic Communication Systems and Technologies (ELCOM)
number of pages	4 (xsd:int)
http://purl.org/ne...btex#hasPublisher	Fakulta elektrotechniky, ČVUT
https://schema.org/isbn	978-80-01-04887-0
http://localhost/t...ganizacniJednotka	26220
is http://linked.open...avai/riv/vysledek of	FPGA-based In-system Jitter Measurement

Faceted Search & Find service v1.16.118 as of Jun 21 2024

Alternative Linked Data Documents: ODE Content Formats:

RDF

ODATA

Microdata

About

OpenLink Virtuoso version 07.20.3240 as of Jun 21 2024, on Linux (x86_64-pc-linux-gnu), Single-Server Edition (126 GB total memory, 35 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software