About: Serial Communication Peripheries Development in FPGA     Goto   Sponge   NotDistinct   Permalink

An Entity of Type : http://linked.opendata.cz/ontology/domain/vavai/Vysledek, within Data Space : linked.opendata.cz associated with source document(s)

AttributesValues
rdf:type
Description
  • This project is about periphery, which from parallel input signals make one output serial signal. This serial signal contains start bit, the next are data bits, parity bit and stop bit or two stop bits. Data bits are variables. It is mean their count is set with two input signals called Dat0 and Dat1. We can secure data bits with parity bit. After parity bit there is one stop bit or there are two stop bits. The periphery is programmed in VHDL language and implemented in FPGA device. After simulation the implementation was realized in Xilinx ISE WebPACK and tested in real time.
  • This project is about periphery, which from parallel input signals make one output serial signal. This serial signal contains start bit, the next are data bits, parity bit and stop bit or two stop bits. Data bits are variables. It is mean their count is set with two input signals called Dat0 and Dat1. We can secure data bits with parity bit. After parity bit there is one stop bit or there are two stop bits. The periphery is programmed in VHDL language and implemented in FPGA device. After simulation the implementation was realized in Xilinx ISE WebPACK and tested in real time. (en)
  • This project is about periphery, which from parallel input signals make one output serial signal. This serial signal contains start bit, the next are data bits, parity bit and stop bit or two stop bits. Data bits are variables. It is mean their count is set with two input signals called Dat0 and Dat1. We can secure data bits with parity bit. After parity bit there is one stop bit or there are two stop bits. The periphery is programmed in VHDL language and implemented in FPGA device. After simulation the implementation was realized in Xilinx ISE WebPACK and tested in real time. (cs)
Title
  • Serial Communication Peripheries Development in FPGA
  • Serial Communication Peripheries Development in FPGA (en)
  • Serial Communication Peripheries Development in FPGA (cs)
skos:prefLabel
  • Serial Communication Peripheries Development in FPGA
  • Serial Communication Peripheries Development in FPGA (en)
  • Serial Communication Peripheries Development in FPGA (cs)
skos:notation
  • RIV/00216305:26220/09:PU80924!RIV10-MSM-26220___
http://linked.open...avai/riv/aktivita
http://linked.open...avai/riv/aktivity
  • S
http://linked.open...vai/riv/dodaniDat
http://linked.open...aciTvurceVysledku
http://linked.open.../riv/druhVysledku
http://linked.open...iv/duvernostUdaju
http://linked.open...titaPredkladatele
http://linked.open...dnocenehoVysledku
  • 340880
http://linked.open...ai/riv/idVysledku
  • RIV/00216305:26220/09:PU80924
http://linked.open...riv/jazykVysledku
http://linked.open.../riv/klicovaSlova
  • VHDL, UART, Virtex-II (en)
http://linked.open.../riv/klicoveSlovo
http://linked.open...ontrolniKodProRIV
  • [7D178BA35AD6]
http://linked.open...v/mistoKonaniAkce
  • FEKT VUT v Brně
http://linked.open...i/riv/mistoVydani
  • Brno, ČR
http://linked.open...i/riv/nazevZdroje
  • Proceedings of the 15th Conference Student EEICT 2009
http://linked.open...in/vavai/riv/obor
http://linked.open...ichTvurcuVysledku
http://linked.open...cetTvurcuVysledku
http://linked.open...UplatneniVysledku
http://linked.open...iv/tvurceVysledku
  • Štraus, Pavel
http://linked.open...vavai/riv/typAkce
http://linked.open.../riv/zahajeniAkce
number of pages
http://purl.org/ne...btex#hasPublisher
  • Vysoké učení technické v Brně
https://schema.org/isbn
  • 978-80-214-3867-5
http://localhost/t...ganizacniJednotka
  • 26220
is http://linked.open...avai/riv/vysledek of
Faceted Search & Find service v1.16.118 as of Jun 21 2024


Alternative Linked Data Documents: ODE     Content Formats:   [cxml] [csv]     RDF   [text] [turtle] [ld+json] [rdf+json] [rdf+xml]     ODATA   [atom+xml] [odata+json]     Microdata   [microdata+json] [html]    About   
This material is Open Knowledge   W3C Semantic Web Technology [RDF Data] Valid XHTML + RDFa
OpenLink Virtuoso version 07.20.3240 as of Jun 21 2024, on Linux (x86_64-pc-linux-gnu), Single-Server Edition (126 GB total memory, 58 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software