About: Efficient Implementation of Clock and Data Recovery

Facets (new session)
Description
Metadata
Settings
- owl:sameAs
- Inference Rule:

About: Efficient Implementation of Clock and Data Recovery Goto Sponge NotDistinct Permalink

An Entity of Type : http://linked.opendata.cz/ontology/domain/vavai/Vysledek, within Data Space : linked.opendata.cz associated with source document(s)

Attributes	Values
rdf:type	skos:Concept http://linked.opendata.cz/ontology/domain/vavai/Vysledek
Description	Obnova hodinového a datového signálu (CDR - Clock and Data Recovery) je velmi běžná operace prováděná v moderních komunikačních systémech. Data jsou dnes obvykle přenášena bez odpovídajícího hodinového signálu, neboť jeho přenos je v mnoha případech neefektivní či dokonce nemožný. V takovém případě je třeba v místě příjmu datového signálu vytvořit repliku originálního hodinového signálu, stejno ve fázi i frekvenci. V závislosti na daové rychlosti existují různé varianty obnovitelů hodinového signálu. V příspěvku je popsáno možné řešení pro přenosové rychlosti od 100 Mb/s do několika stovek Mb/s (ačkoliv dolní hranice je omezena pouze z hlediska efektivity implementace). (cs) Clock and data recovery (CDR) is very common operation in modern communication systems. Data are usually transmitted without corresponding clock signal because it is inefficient and sometimes even impossible. Then it is necessary to recover a replica of the original clock signal on the receiver side. The replicated clock signal is derived from the incoming data signal and must have the same frequency and phase as the original one (rising edge of the clock must appear in the middle of the data bit). CDR can be managed in several ways depending strongly on the desired data rate. This paper describes possible solutions of CDR at data rates from about 100 Mb/s to several hundreds of Mb/s (the lower limit is only in terms of cost efficiency, not in capabilities, [3]). Clock and data recovery (CDR) is very common operation in modern communication systems. Data are usually transmitted without corresponding clock signal because it is inefficient and sometimes even impossible. Then it is necessary to recover a replica of the original clock signal on the receiver side. The replicated clock signal is derived from the incoming data signal and must have the same frequency and phase as the original one (rising edge of the clock must appear in the middle of the data bit). CDR can be managed in several ways depending strongly on the desired data rate. This paper describes possible solutions of CDR at data rates from about 100 Mb/s to several hundreds of Mb/s (the lower limit is only in terms of cost efficiency, not in capabilities, [3]). (en)
Title	Efficient Implementation of Clock and Data Recovery Efficient Implementation of Clock and Data Recovery (en) Efektivní implementace obnovitele hodinového a datového signálu (cs)
skos:prefLabel	Efficient Implementation of Clock and Data Recovery Efficient Implementation of Clock and Data Recovery (en) Efektivní implementace obnovitele hodinového a datového signálu (cs)
skos:notation	RIV/00216305:26220/07:PU68155!RIV08-GA0-26220___
http://linked.open.../vavai/riv/strany	289-292
http://linked.open...avai/riv/aktivita	P Z
http://linked.open...avai/riv/aktivity	P(GA102/05/0571), P(GA102/05/0732), P(GD102/03/H105), Z(MSM0021630513)
http://linked.open...vai/riv/dodaniDat	2008
http://linked.open...aciTvurceVysledku	Kubíček, Michal Kováč, Michal
http://linked.open.../riv/druhVysledku	D - Článek ve sborníku
http://linked.open...iv/duvernostUdaju	S - Úplné a pravdivé údaje nepodléhající ochraně podle zvláštních právních předpisů
http://linked.open...titaPredkladatele	Vysoké učení technické v Brně / Fakulta elektrotechniky a komunikačních technologií
http://linked.open...dnocenehoVysledku	419359
http://linked.open...ai/riv/idVysledku	RIV/00216305:26220/07:PU68155
http://linked.open...riv/jazykVysledku	eng - angličtina
http://linked.open.../riv/klicovaSlova	Clock recovery, FPGA, VHDL, CDR (en)
http://linked.open.../riv/klicoveSlovo	VHDL CDR FPGA Clock recovery
http://linked.open...ontrolniKodProRIV	[2EC2AB7B14E6]
http://linked.open...v/mistoKonaniAkce	Miskolc
http://linked.open...i/riv/mistoVydani	University of Miskolc, Hungary
http://linked.open...i/riv/nazevZdroje	Proceedings of the 6th International Conference of PhD Students
http://linked.open...in/vavai/riv/obor	JA
http://linked.open...ichTvurcuVysledku	2 (xsd:int)
http://linked.open...cetTvurcuVysledku	2 (xsd:int)
http://linked.open...vavai/riv/projekt	Modern methods of electronic circuit analysis, design and applications Methods for Availability Improvement of Free Space Optics Communications Computer modeling and synthesis of digital and mixed analog-digital systems
http://linked.open...UplatneniVysledku	2007
http://linked.open...iv/tvurceVysledku	Kubíček, Michal Kováč, Michal
http://linked.open...vavai/riv/typAkce	EUR - Evropská
http://linked.open.../riv/zahajeniAkce	2007-08-12 (xsd:date)
http://linked.open...n/vavai/riv/zamer	Advanced Electronic Communication Systems and Technologies (ELCOM)
number of pages	4 (xsd:int)
http://purl.org/ne...btex#hasPublisher	University of Miskolc
https://schema.org/isbn	978-963-661-783-7
http://localhost/t...ganizacniJednotka	26220
is http://linked.open...avai/riv/vysledek of	Efficient Implementation of Clock and Data Recovery Efficient Implementation of Clock and Data Recovery Efficient Implementation of Clock and Data Recovery

Faceted Search & Find service v1.16.118 as of Jun 21 2024

Alternative Linked Data Documents: ODE Content Formats:

RDF

ODATA

Microdata

About

OpenLink Virtuoso version 07.20.3240 as of Jun 21 2024, on Linux (x86_64-pc-linux-gnu), Single-Server Edition (126 GB total memory, 110 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software