About: Modeling and design of novel architecture of multibit switched-capacitor sigma-delta converter with two-step quantization process

Facets (new session)
Description
Metadata
Settings
- owl:sameAs
- Inference Rule:

About: Modeling and design of novel architecture of multibit switched-capacitor sigma-delta converter with two-step quantization process Goto Sponge NotDistinct Permalink

An Entity of Type : http://linked.opendata.cz/ontology/domain/vavai/Vysledek, within Data Space : linked.opendata.cz associated with source document(s)

Attributes	Values
rdf:type	skos:Concept http://linked.opendata.cz/ontology/domain/vavai/Vysledek
Description	This paper presents a novel architecture of high-order single-stage sigma-delta (ΣΔ) converter for sensor measurement. The two-step quantization technique was utilized to design of novel architecture of ΣΔ modulator. The time steps are interleaved to achieve resolution improvement without decreasing of conversion speed. This technique can be useful for low oversampling ratio. The novel architecture was designed to obtain high dynamic range of input signal, high signal-to-noise ratio and high reliability. This paper describes steps involved in a new VHDL design of a decimation filter for a ΣΔ modulator. Parameters of decimation filter are derived from the specifications of the overall ΣΔ modulator. The proposed architecture of switched-capacitor (SC) ΣΔ modulator was simulated with nonidealities blocks, such as sampling jitter, noise, and operational amplifier parameters (white noise, finite dc gain, finite bandwidth, slew rate and saturation voltages) This paper presents a novel architecture of high-order single-stage sigma-delta (ΣΔ) converter for sensor measurement. The two-step quantization technique was utilized to design of novel architecture of ΣΔ modulator. The time steps are interleaved to achieve resolution improvement without decreasing of conversion speed. This technique can be useful for low oversampling ratio. The novel architecture was designed to obtain high dynamic range of input signal, high signal-to-noise ratio and high reliability. This paper describes steps involved in a new VHDL design of a decimation filter for a ΣΔ modulator. Parameters of decimation filter are derived from the specifications of the overall ΣΔ modulator. The proposed architecture of switched-capacitor (SC) ΣΔ modulator was simulated with nonidealities blocks, such as sampling jitter, noise, and operational amplifier parameters (white noise, finite dc gain, finite bandwidth, slew rate and saturation voltages) (en)
Title	Modeling and design of novel architecture of multibit switched-capacitor sigma-delta converter with two-step quantization process Modeling and design of novel architecture of multibit switched-capacitor sigma-delta converter with two-step quantization process (en)
skos:prefLabel	Modeling and design of novel architecture of multibit switched-capacitor sigma-delta converter with two-step quantization process Modeling and design of novel architecture of multibit switched-capacitor sigma-delta converter with two-step quantization process (en)
skos:notation	RIV/00216305:26220/06:PU57572!RIV10-MSM-26220___
http://linked.open...avai/riv/aktivita	P Z
http://linked.open...avai/riv/aktivity	P(GA102/05/0869), P(GD102/03/H105), Z(MSM0021630503)
http://linked.open...vai/riv/dodaniDat	2010
http://linked.open...aciTvurceVysledku	Háze, Jiří Fujcik, Lukáš Vrba, Radimír Mougel, Thibault
http://linked.open.../riv/druhVysledku	D - Článek ve sborníku
http://linked.open...iv/duvernostUdaju	S - Úplné a pravdivé údaje nepodléhající ochraně podle zvláštních právních předpisů
http://linked.open...titaPredkladatele	Vysoké učení technické v Brně / Fakulta elektrotechniky a komunikačních technologií
http://linked.open...dnocenehoVysledku	486144
http://linked.open...ai/riv/idVysledku	RIV/00216305:26220/06:PU57572
http://linked.open...riv/jazykVysledku	eng - angličtina
http://linked.open.../riv/klicovaSlova	sigma-delta modulation, decimation filter, analog-to -digital conversion (en)
http://linked.open.../riv/klicoveSlovo	decimation filter sigma-delta modulation analog-to -digital conversion
http://linked.open...ontrolniKodProRIV	[AF3104BFA13C]
http://linked.open...v/mistoKonaniAkce	Morne
http://linked.open...i/riv/mistoVydani	NEUVEDEN
http://linked.open...i/riv/nazevZdroje	The International Conference on Systems, IEEE Computer Society
http://linked.open...in/vavai/riv/obor	JA
http://linked.open...ichTvurcuVysledku	4 (xsd:int)
http://linked.open...cetTvurcuVysledku	4 (xsd:int)
http://linked.open...vavai/riv/projekt	Modern methods of electronic circuit analysis, design and applications New principles of intergrated low-voltage and low-power AD converters in sub-micron technologies
http://linked.open...UplatneniVysledku	2006
http://linked.open...iv/tvurceVysledku	Fujcik, Lukáš Háze, Jiří Vrba, Radimír Mougel, Thibault
http://linked.open...vavai/riv/typAkce	WRD - Světová
http://linked.open.../riv/zahajeniAkce	2006-04-26 (xsd:date)
http://linked.open...n/vavai/riv/zamer	Nové trendy v mikroelektronických systémech a nanotechnologiích (MIKROSYN)
number of pages	6 (xsd:int)
http://purl.org/ne...btex#hasPublisher	Morne, Mauritius
https://schema.org/isbn	0-7695-2540-7
http://localhost/t...ganizacniJednotka	26220
is http://linked.open...avai/riv/vysledek of	Modeling and design of novel architecture of multibit switched-capacitor sigma-delta converter with two-step quantization process Modeling and design of novel architecture of multibit switched-capacitor sigma-delta converter with two-step quantization process

Faceted Search & Find service v1.16.118 as of Jun 21 2024

Alternative Linked Data Documents: ODE Content Formats:

RDF

ODATA

Microdata

About

OpenLink Virtuoso version 07.20.3240 as of Jun 21 2024, on Linux (x86_64-pc-linux-gnu), Single-Server Edition (126 GB total memory, 19 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software