About: PARTIAL DYNAMIC RECONFIGURATION: A TECHNIQUE FOR HIGH RELIABILITY AND SAFETY-CRITICAL FPGA APPLICATIONS

Facets (new session)
Description
Metadata
Settings
- owl:sameAs
- Inference Rule:

About: PARTIAL DYNAMIC RECONFIGURATION: A TECHNIQUE FOR HIGH RELIABILITY AND SAFETY-CRITICAL FPGA APPLICATIONS Goto Sponge NotDistinct Permalink

An Entity of Type : http://linked.opendata.cz/ontology/domain/vavai/Vysledek, within Data Space : linked.opendata.cz associated with source document(s)

Attributes	Values
rdf:type	skos:Concept http://linked.opendata.cz/ontology/domain/vavai/Vysledek
rdfs:seeAlso	http://www.vedeckekonference.cz/library/proceedings/mmk_2014.pdf
Description	This paper deals with a new approach to designing high reliability and safety critical applications using Field Programmable Gate Arrays FPGAs). The presented concept is based on partial dynamic reconfiguration, the feature with prospect of making designs smaller in terms of chip area, easily verifiable and testable. Furthermore, the Safety Core principle is introduced. This paper deals with a new approach to designing high reliability and safety critical applications using Field Programmable Gate Arrays FPGAs). The presented concept is based on partial dynamic reconfiguration, the feature with prospect of making designs smaller in terms of chip area, easily verifiable and testable. Furthermore, the Safety Core principle is introduced. (en)
Title	PARTIAL DYNAMIC RECONFIGURATION: A TECHNIQUE FOR HIGH RELIABILITY AND SAFETY-CRITICAL FPGA APPLICATIONS PARTIAL DYNAMIC RECONFIGURATION: A TECHNIQUE FOR HIGH RELIABILITY AND SAFETY-CRITICAL FPGA APPLICATIONS (en)
skos:prefLabel	PARTIAL DYNAMIC RECONFIGURATION: A TECHNIQUE FOR HIGH RELIABILITY AND SAFETY-CRITICAL FPGA APPLICATIONS PARTIAL DYNAMIC RECONFIGURATION: A TECHNIQUE FOR HIGH RELIABILITY AND SAFETY-CRITICAL FPGA APPLICATIONS (en)
skos:notation	RIV/68407700:21260/14:00226567!RIV15-MSM-21260___
http://linked.open...avai/riv/aktivita	N
http://linked.open...avai/riv/aktivity	N
http://linked.open...vai/riv/dodaniDat	2015
http://linked.open...aciTvurceVysledku	Musil, Tomáš
http://linked.open.../riv/druhVysledku	D - Článek ve sborníku
http://linked.open...iv/duvernostUdaju	S - Úplné a pravdivé údaje nepodléhající ochraně podle zvláštních právních předpisů
http://linked.open...titaPredkladatele	České vysoké učení technické v Praze / Fakulta dopravní
http://linked.open...dnocenehoVysledku	35802
http://linked.open...ai/riv/idVysledku	RIV/68407700:21260/14:00226567
http://linked.open...riv/jazykVysledku	eng - angličtina
http://linked.open.../riv/klicovaSlova	FPGA; Partial Dynamic Reconfiguration; Safety Core (en)
http://linked.open.../riv/klicoveSlovo	Safety Core Partial Dynamic Reconfiguration FPGA
http://linked.open...ontrolniKodProRIV	[2046DB3098C9]
http://linked.open...v/mistoKonaniAkce	Hradec Králové
http://linked.open...i/riv/mistoVydani	Hradec Králové
http://linked.open...i/riv/nazevZdroje	Mezinárodní Masarykova konference pro doktorandy a mladé vědecké pracovníky 2014
http://linked.open...in/vavai/riv/obor	JA
http://linked.open...ichTvurcuVysledku	1 (xsd:int)
http://linked.open...cetTvurcuVysledku	1 (xsd:int)
http://linked.open...UplatneniVysledku	2014
http://linked.open...iv/tvurceVysledku	Musil, Tomáš
http://linked.open...vavai/riv/typAkce	EUR - Evropská
http://linked.open.../riv/zahajeniAkce	2014-12-15 (xsd:date)
number of pages	7 (xsd:int)
http://purl.org/ne...btex#hasPublisher	MAGNANIMITAS
https://schema.org/isbn	978-80-87952-07-8
http://localhost/t...ganizacniJednotka	21260

Faceted Search & Find service v1.16.118 as of Jun 21 2024

Alternative Linked Data Documents: ODE Content Formats:

RDF

ODATA

Microdata

About

OpenLink Virtuoso version 07.20.3240 as of Jun 21 2024, on Linux (x86_64-pc-linux-gnu), Single-Server Edition (126 GB total memory, 106 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software