| Attributes | Values |
|---|
| rdf:type
| |
| Description
| - Graphene is perspective material for future carbon based electronics, flexible electronics and other applications. The necessary condition for the commercial use is the high quality graphene growth and semiconductor technology compatible process of whole field effect transistor (FET). One of suitable method for large scale graphene monolayer preparation is the thermal annealing of semi-insulating SiC substrate. One important task of graphene FET process is reliable, cheap and simple gate structure preparation. In this work we present our results of using MicroChem Lift-Off Resist (LOR) layer as a dielectric layer for SiC graphene FETs. LOR resist is based on polydimethylglutharimide. Its unique properties enable to perform exceptionally well resolution imaging, easy process tuning, high yields and superior deposition line width control. In the case of polymer based dielectric layers the breakdown voltage is important parameter. We prepared two sets of different capacitor structures with LOR dielectric layer and Au/Cr electrodes. The first set exhibits very low breakdown voltages (about 3 V). The optimisation of the LOR layer deposition process in the second set increased the breakdown voltage over 40 V keeping the leakage current lower than 2 nA. The second process with LOR layer was used for the preparation of graphene FETs on SiC substrates. The first measurements show resistivity dependence on gate voltage.
- Graphene is perspective material for future carbon based electronics, flexible electronics and other applications. The necessary condition for the commercial use is the high quality graphene growth and semiconductor technology compatible process of whole field effect transistor (FET). One of suitable method for large scale graphene monolayer preparation is the thermal annealing of semi-insulating SiC substrate. One important task of graphene FET process is reliable, cheap and simple gate structure preparation. In this work we present our results of using MicroChem Lift-Off Resist (LOR) layer as a dielectric layer for SiC graphene FETs. LOR resist is based on polydimethylglutharimide. Its unique properties enable to perform exceptionally well resolution imaging, easy process tuning, high yields and superior deposition line width control. In the case of polymer based dielectric layers the breakdown voltage is important parameter. We prepared two sets of different capacitor structures with LOR dielectric layer and Au/Cr electrodes. The first set exhibits very low breakdown voltages (about 3 V). The optimisation of the LOR layer deposition process in the second set increased the breakdown voltage over 40 V keeping the leakage current lower than 2 nA. The second process with LOR layer was used for the preparation of graphene FETs on SiC substrates. The first measurements show resistivity dependence on gate voltage. (en)
|
| Title
| - SiC graphene FET with polydimethylglutharimide as a gate dielectric layer
- SiC graphene FET with polydimethylglutharimide as a gate dielectric layer (en)
|
| skos:prefLabel
| - SiC graphene FET with polydimethylglutharimide as a gate dielectric layer
- SiC graphene FET with polydimethylglutharimide as a gate dielectric layer (en)
|
| skos:notation
| - RIV/68407700:21230/14:00222420!RIV15-MSM-21230___
|
| http://linked.open...avai/riv/aktivita
| |
| http://linked.open...avai/riv/aktivity
| |
| http://linked.open...vai/riv/dodaniDat
| |
| http://linked.open...aciTvurceVysledku
| |
| http://linked.open.../riv/druhVysledku
| |
| http://linked.open...iv/duvernostUdaju
| |
| http://linked.open...titaPredkladatele
| |
| http://linked.open...dnocenehoVysledku
| |
| http://linked.open...ai/riv/idVysledku
| - RIV/68407700:21230/14:00222420
|
| http://linked.open...riv/jazykVysledku
| |
| http://linked.open.../riv/klicovaSlova
| - SiC; dielectric layer; polydimethylglutharimide; graphene; FET (en)
|
| http://linked.open.../riv/klicoveSlovo
| |
| http://linked.open...ontrolniKodProRIV
| |
| http://linked.open...v/mistoKonaniAkce
| |
| http://linked.open...i/riv/mistoVydani
| |
| http://linked.open...i/riv/nazevZdroje
| - 10th International Conference on Advanced Semiconductor Devices and Microsystems ASDAM 2014 Conference Proceedings
|
| http://linked.open...in/vavai/riv/obor
| |
| http://linked.open...ichTvurcuVysledku
| |
| http://linked.open...cetTvurcuVysledku
| |
| http://linked.open...vavai/riv/projekt
| |
| http://linked.open...UplatneniVysledku
| |
| http://linked.open...iv/tvurceVysledku
| - Jurka, V.
- Šobáň, Zbyněk
- Náhlík, Josef
- Voves, Jan
- Vašek, P.
|
| http://linked.open...vavai/riv/typAkce
| |
| http://linked.open.../riv/zahajeniAkce
| |
| number of pages
| |
| http://bibframe.org/vocab/doi
| - 10.1109/ASDAM.2014.6998639
|
| http://purl.org/ne...btex#hasPublisher
| - Slovenská technická univerzita v Bratislave
|
| https://schema.org/isbn
| |
| http://localhost/t...ganizacniJednotka
| |
![[RDF Data]](/fct/images/sw-rdf-blue.png)
![[cxml]](/fct/images/cxml_doc.png)
![[csv]](/fct/images/csv_doc.png)
![[text]](/fct/images/ntriples_doc.png)
![[turtle]](/fct/images/n3turtle_doc.png)
![[ld+json]](/fct/images/jsonld_doc.png)
![[rdf+json]](/fct/images/json_doc.png)
![[rdf+xml]](/fct/images/xml_doc.png)
![[atom+xml]](/fct/images/atom_doc.png)
![[html]](/fct/images/html_doc.png)