About: Scheduling of Iterative Algorithms with Matrix Operations for Efficient FPGA Design-Implementation of Finite Interval Constant Modulus Algorithm

Facets (new session)
Description
Metadata
Settings
- owl:sameAs
- Inference Rule:

About: Scheduling of Iterative Algorithms with Matrix Operations for Efficient FPGA Design-Implementation of Finite Interval Constant Modulus Algorithm Goto Sponge NotDistinct Permalink

An Entity of Type : http://linked.opendata.cz/ontology/domain/vavai/Vysledek, within Data Space : linked.opendata.cz associated with source document(s)

Attributes	Values
rdf:type	skos:Concept http://linked.opendata.cz/ontology/domain/vavai/Vysledek
Description	This paper deals with the optimization of iterative algorithms with matrix operations or nested loops for hardware implementation in Field Programmable Gate Arrays (FPGA), using Integer Linear Programming (ILP). The method is demonstrated on an implementation of the Finite Interval Constant Modulus Algorithm. It is an equalization algorithm, suitable for modern communication systems (4G and behind). For the floating-point calculations required in the algorithm, two arithmetic libraries were used in the FPGA implementation: one based on the logarithmic number system, the other using floating-point number system in the standard IEEE format. Both libraries use pipelined modules. This paper deals with the optimization of iterative algorithms with matrix operations or nested loops for hardware implementation in Field Programmable Gate Arrays (FPGA), using Integer Linear Programming (ILP). The method is demonstrated on an implementation of the Finite Interval Constant Modulus Algorithm. It is an equalization algorithm, suitable for modern communication systems (4G and behind). For the floating-point calculations required in the algorithm, two arithmetic libraries were used in the FPGA implementation: one based on the logarithmic number system, the other using floating-point number system in the standard IEEE format. Both libraries use pipelined modules. (en)
Title	Scheduling of Iterative Algorithms with Matrix Operations for Efficient FPGA Design-Implementation of Finite Interval Constant Modulus Algorithm Scheduling of Iterative Algorithms with Matrix Operations for Efficient FPGA Design-Implementation of Finite Interval Constant Modulus Algorithm (en)
skos:prefLabel	Scheduling of Iterative Algorithms with Matrix Operations for Efficient FPGA Design-Implementation of Finite Interval Constant Modulus Algorithm Scheduling of Iterative Algorithms with Matrix Operations for Efficient FPGA Design-Implementation of Finite Interval Constant Modulus Algorithm (en)
skos:notation	RIV/68407700:21230/07:00129445!RIV10-MSM-21230___
http://linked.open...avai/riv/aktivita	P Z
http://linked.open...avai/riv/aktivity	P(1ET300750402), P(1M0567), P(FD-K3/082), Z(AV0Z10750506)
http://linked.open...iv/cisloPeriodika	1
http://linked.open...vai/riv/dodaniDat	2010
http://linked.open...aciTvurceVysledku	Hanzálek, Zdeněk Šůcha, Přemysl
http://linked.open.../riv/druhVysledku	J - Článek v odborném periodiku
http://linked.open...iv/duvernostUdaju	S - Úplné a pravdivé údaje nepodléhající ochraně podle zvláštních právních předpisů
http://linked.open...titaPredkladatele	České vysoké učení technické v Praze / Fakulta elektrotechnická
http://linked.open...dnocenehoVysledku	448997
http://linked.open...ai/riv/idVysledku	RIV/68407700:21230/07:00129445
http://linked.open...riv/jazykVysledku	eng - angličtina
http://linked.open.../riv/klicovaSlova	FPGA; Finite Interval Constant Modulus Algorithm; Hardware/software co-design; cyclic scheduling; modulo scheduling (en)
http://linked.open.../riv/klicoveSlovo	Hardware/software co-design FPGA cyclic scheduling modulo scheduling Finite Interval Constant Modulus Algorithm
http://linked.open...odStatuVydavatele	NL - Nizozemsko
http://linked.open...ontrolniKodProRIV	[6799B2CA0515]
http://linked.open...i/riv/nazevZdroje	The Journal of VLSI Signal Processing
http://linked.open...in/vavai/riv/obor	JC
http://linked.open...ichTvurcuVysledku	2 (xsd:int)
http://linked.open...cetTvurcuVysledku	4 (xsd:int)
http://linked.open...vavai/riv/projekt	Specification of quantitative criteria and optimalization of resources for broadband access networks Centre for Applied Cybernetics *Advance control system designer.
http://linked.open...UplatneniVysledku	2007
http://linked.open...v/svazekPeriodika	46
http://linked.open...iv/tvurceVysledku	Hanzálek, Zdeněk Šůcha, Přemysl
http://linked.open...ain/vavai/riv/wos	000244954900003
http://linked.open...n/vavai/riv/zamer	Pokročilé matematické metody získávání, zpracování a využití informací a znalostí ve složitých a nedeterministických systémech
issn	0922-5773
number of pages	19 (xsd:int)
http://localhost/t...ganizacniJednotka	21230

Faceted Search & Find service v1.16.118 as of Jun 21 2024

Alternative Linked Data Documents: ODE Content Formats:

RDF

ODATA

Microdata

About

OpenLink Virtuoso version 07.20.3240 as of Jun 21 2024, on Linux (x86_64-pc-linux-gnu), Single-Server Edition (126 GB total memory, 58 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software