Attributes | Values |
---|
rdf:type
| |
Description
| - This paper deals with the optimization of iterative algorithms with matrix operations or nested loops for hardware implementation in Field Programmable Gate Arrays (FPGA), using Integer Linear Programming (ILP). The method is demonstrated on an implementation of the Finite Interval Constant Modulus Algorithm, proposed for 4G communication systems.
- This paper deals with the optimization of iterative algorithms with matrix operations or nested loops for hardware implementation in Field Programmable Gate Arrays (FPGA), using Integer Linear Programming (ILP). The method is demonstrated on an implementation of the Finite Interval Constant Modulus Algorithm, proposed for 4G communication systems. (en)
|
Title
| - Efficient FPGA Implementation of Equalizer for Finite IntervalConstant Modulus Algorithm
- Efficient FPGA Implementation of Equalizer for Finite IntervalConstant Modulus Algorithm (en)
|
skos:prefLabel
| - Efficient FPGA Implementation of Equalizer for Finite IntervalConstant Modulus Algorithm
- Efficient FPGA Implementation of Equalizer for Finite IntervalConstant Modulus Algorithm (en)
|
skos:notation
| - RIV/68407700:21230/06:00121413!RIV11-MSM-21230___
|
http://linked.open...avai/riv/aktivita
| |
http://linked.open...avai/riv/aktivity
| - P(1ET300750402), P(1ET400750406), P(1M0567), Z(AV0Z10750506)
|
http://linked.open...vai/riv/dodaniDat
| |
http://linked.open...aciTvurceVysledku
| |
http://linked.open.../riv/druhVysledku
| |
http://linked.open...iv/duvernostUdaju
| |
http://linked.open...titaPredkladatele
| |
http://linked.open...dnocenehoVysledku
| |
http://linked.open...ai/riv/idVysledku
| - RIV/68407700:21230/06:00121413
|
http://linked.open...riv/jazykVysledku
| |
http://linked.open.../riv/klicovaSlova
| - Cyclic Scheduling; FPGA; Loop Scheduling; RLS (en)
|
http://linked.open.../riv/klicoveSlovo
| |
http://linked.open...ontrolniKodProRIV
| |
http://linked.open...v/mistoKonaniAkce
| |
http://linked.open...i/riv/mistoVydani
| |
http://linked.open...i/riv/nazevZdroje
| - IEEE Symposium on Industrial Embedded Systems - IES 2006
|
http://linked.open...in/vavai/riv/obor
| |
http://linked.open...ichTvurcuVysledku
| |
http://linked.open...cetTvurcuVysledku
| |
http://linked.open...vavai/riv/projekt
| |
http://linked.open...UplatneniVysledku
| |
http://linked.open...iv/tvurceVysledku
| - Hanzálek, Zdeněk
- Schier, Jan
- Šůcha, Přemysl
- Heřmánek, A.
|
http://linked.open...vavai/riv/typAkce
| |
http://linked.open.../riv/zahajeniAkce
| |
http://linked.open...n/vavai/riv/zamer
| |
number of pages
| |
http://purl.org/ne...btex#hasPublisher
| |
https://schema.org/isbn
| |
http://localhost/t...ganizacniJednotka
| |