About: Efficient FPGA Implementation of Equalizer for Finite IntervalConstant Modulus Algorithm     Goto   Sponge   NotDistinct   Permalink

An Entity of Type : http://linked.opendata.cz/ontology/domain/vavai/Vysledek, within Data Space : linked.opendata.cz associated with source document(s)

AttributesValues
rdf:type
Description
  • This paper deals with the optimization of iterative algorithms with matrix operations or nested loops for hardware implementation in Field Programmable Gate Arrays (FPGA), using Integer Linear Programming (ILP). The method is demonstrated on an implementation of the Finite Interval Constant Modulus Algorithm, proposed for 4G communication systems.
  • This paper deals with the optimization of iterative algorithms with matrix operations or nested loops for hardware implementation in Field Programmable Gate Arrays (FPGA), using Integer Linear Programming (ILP). The method is demonstrated on an implementation of the Finite Interval Constant Modulus Algorithm, proposed for 4G communication systems. (en)
Title
  • Efficient FPGA Implementation of Equalizer for Finite IntervalConstant Modulus Algorithm
  • Efficient FPGA Implementation of Equalizer for Finite IntervalConstant Modulus Algorithm (en)
skos:prefLabel
  • Efficient FPGA Implementation of Equalizer for Finite IntervalConstant Modulus Algorithm
  • Efficient FPGA Implementation of Equalizer for Finite IntervalConstant Modulus Algorithm (en)
skos:notation
  • RIV/68407700:21230/06:00121413!RIV11-MSM-21230___
http://linked.open...avai/riv/aktivita
http://linked.open...avai/riv/aktivity
  • P(1ET300750402), P(1ET400750406), P(1M0567), Z(AV0Z10750506)
http://linked.open...vai/riv/dodaniDat
http://linked.open...aciTvurceVysledku
http://linked.open.../riv/druhVysledku
http://linked.open...iv/duvernostUdaju
http://linked.open...titaPredkladatele
http://linked.open...dnocenehoVysledku
  • 473421
http://linked.open...ai/riv/idVysledku
  • RIV/68407700:21230/06:00121413
http://linked.open...riv/jazykVysledku
http://linked.open.../riv/klicovaSlova
  • Cyclic Scheduling; FPGA; Loop Scheduling; RLS (en)
http://linked.open.../riv/klicoveSlovo
http://linked.open...ontrolniKodProRIV
  • [7C2337878841]
http://linked.open...v/mistoKonaniAkce
  • Antibes Juan-Les Pins
http://linked.open...i/riv/mistoVydani
  • Lyon
http://linked.open...i/riv/nazevZdroje
  • IEEE Symposium on Industrial Embedded Systems - IES 2006
http://linked.open...in/vavai/riv/obor
http://linked.open...ichTvurcuVysledku
http://linked.open...cetTvurcuVysledku
http://linked.open...vavai/riv/projekt
http://linked.open...UplatneniVysledku
http://linked.open...iv/tvurceVysledku
  • Hanzálek, Zdeněk
  • Schier, Jan
  • Šůcha, Přemysl
  • Heřmánek, A.
http://linked.open...vavai/riv/typAkce
http://linked.open.../riv/zahajeniAkce
http://linked.open...n/vavai/riv/zamer
number of pages
http://purl.org/ne...btex#hasPublisher
  • CNRS-ENS
https://schema.org/isbn
  • 1-4244-0777-X
http://localhost/t...ganizacniJednotka
  • 21230
Faceted Search & Find service v1.16.118 as of Jun 21 2024


Alternative Linked Data Documents: ODE     Content Formats:   [cxml] [csv]     RDF   [text] [turtle] [ld+json] [rdf+json] [rdf+xml]     ODATA   [atom+xml] [odata+json]     Microdata   [microdata+json] [html]    About   
This material is Open Knowledge   W3C Semantic Web Technology [RDF Data] Valid XHTML + RDFa
OpenLink Virtuoso version 07.20.3240 as of Jun 21 2024, on Linux (x86_64-pc-linux-gnu), Single-Server Edition (126 GB total memory, 58 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software