About: Implementation of the Backtrace Algorithm in an FPGA

Facets (new session)
Description
Metadata
Settings
- owl:sameAs
- Inference Rule:

About: Implementation of the Backtrace Algorithm in an FPGA Goto Sponge NotDistinct Permalink

An Entity of Type : http://linked.opendata.cz/ontology/domain/vavai/Vysledek, within Data Space : linked.opendata.cz associated with source document(s)

Attributes	Values
rdf:type	skos:Concept http://linked.opendata.cz/ontology/domain/vavai/Vysledek
Description	The backtrace algorithm for determination of input vectors of combinational circuits on the basis of output vector knowledge and other constraints implemented in an FPGA. Results are carried out for the ISCAS'85 benchmarks. The backtrace algorithm for determination of input vectors of combinational circuits on the basis of output vector knowledge and other constraints implemented in an FPGA. Results are carried out for the ISCAS'85 benchmarks. (en)
Title	Implementation of the Backtrace Algorithm in an FPGA Implementation of the Backtrace Algorithm in an FPGA (en)
skos:prefLabel	Implementation of the Backtrace Algorithm in an FPGA Implementation of the Backtrace Algorithm in an FPGA (en)
skos:notation	RIV/68407700:21230/06:00117922!RIV11-GA0-21230___
http://linked.open...avai/riv/aktivita	P
http://linked.open...avai/riv/aktivity	P(GA102/04/2137)
http://linked.open...vai/riv/dodaniDat	2011
http://linked.open...aciTvurceVysledku	Šťáva, Martin Novák, Ondřej
http://linked.open.../riv/druhVysledku	D - Článek ve sborníku
http://linked.open...iv/duvernostUdaju	S - Úplné a pravdivé údaje nepodléhající ochraně podle zvláštních právních předpisů
http://linked.open...titaPredkladatele	České vysoké učení technické v Praze / Fakulta elektrotechnická
http://linked.open...dnocenehoVysledku	479019
http://linked.open...ai/riv/idVysledku	RIV/68407700:21230/06:00117922
http://linked.open...riv/jazykVysledku	eng - angličtina
http://linked.open.../riv/klicovaSlova	FPGA; backtrace; design-for-testability; test (en)
http://linked.open.../riv/klicoveSlovo	FPGA test design-for-testability backtrace
http://linked.open...ontrolniKodProRIV	[38E1627C19EF]
http://linked.open...v/mistoKonaniAkce	Praha
http://linked.open...i/riv/mistoVydani	Praha
http://linked.open...i/riv/nazevZdroje	Proceedings of Workshop 2006
http://linked.open...in/vavai/riv/obor	JC
http://linked.open...ichTvurcuVysledku	2 (xsd:int)
http://linked.open...cetTvurcuVysledku	2 (xsd:int)
http://linked.open...vavai/riv/projekt	Design of highly reliable control systems built on dynamically reconfigurable FPGAs.
http://linked.open...UplatneniVysledku	2006
http://linked.open...iv/tvurceVysledku	Novák, Ondřej Šťáva, Martin
http://linked.open...vavai/riv/typAkce	EUR - Evropská
http://linked.open.../riv/zahajeniAkce	2006-02-20 (xsd:date)
number of pages	2 (xsd:int)
http://purl.org/ne...btex#hasPublisher	České vysoké učení technické v Praze
https://schema.org/isbn	80-01-03439-9
http://localhost/t...ganizacniJednotka	21230

Faceted Search & Find service v1.16.118 as of Jun 21 2024

Alternative Linked Data Documents: ODE Content Formats:

RDF

ODATA

Microdata

About

OpenLink Virtuoso version 07.20.3240 as of Jun 21 2024, on Linux (x86_64-pc-linux-gnu), Single-Server Edition (126 GB total memory, 24 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software