About: Simple hardware implementation of voltage balancing in capacitor-clamped inverter

Facets (new session)
Description
Metadata
Settings
- owl:sameAs
- Inference Rule:

About: Simple hardware implementation of voltage balancing in capacitor-clamped inverter Goto Sponge NotDistinct Permalink

An Entity of Type : http://linked.opendata.cz/ontology/domain/vavai/Vysledek, within Data Space : linked.opendata.cz associated with source document(s)

Attributes	Values
rdf:type	skos:Concept http://linked.opendata.cz/ontology/domain/vavai/Vysledek
Description	The basic principle of voltage balancing in capacitor-clamped voltage source inverters (VSIs) is explained and a simple balancing algorithm, which is very suitable for hardware implementation, is proposed. The function of the suggested algorithm is verified in all usual steady and transient states of the induction motor drive by computer simulations of an 850 kW drive and also by experiments on a small 2.2 kW drive. The unbalancing across flying caps can occur only due to very fast transients in dc link. The balancing method is designed to preserve all benefits of the standard space-vector modulation and simultaneously to prevent an increase in VSI average switching frequency above the PWM carrier frequency. The basic principle of voltage balancing in capacitor-clamped voltage source inverters (VSIs) is explained and a simple balancing algorithm, which is very suitable for hardware implementation, is proposed. The function of the suggested algorithm is verified in all usual steady and transient states of the induction motor drive by computer simulations of an 850 kW drive and also by experiments on a small 2.2 kW drive. The unbalancing across flying caps can occur only due to very fast transients in dc link. The balancing method is designed to preserve all benefits of the standard space-vector modulation and simultaneously to prevent an increase in VSI average switching frequency above the PWM carrier frequency. (en)
Title	Simple hardware implementation of voltage balancing in capacitor-clamped inverter Simple hardware implementation of voltage balancing in capacitor-clamped inverter (en)
skos:prefLabel	Simple hardware implementation of voltage balancing in capacitor-clamped inverter Simple hardware implementation of voltage balancing in capacitor-clamped inverter (en)
skos:notation	RIV/61388998:_____/09:00335309!RIV10-AV0-61388998
http://linked.open...avai/riv/aktivita	P Z
http://linked.open...avai/riv/aktivity	P(FT-TA4/077), Z(AV0Z20570509)
http://linked.open...iv/cisloPeriodika	4
http://linked.open...vai/riv/dodaniDat	2010
http://linked.open...aciTvurceVysledku	Semerád, Radko Kokeš, Petr
http://linked.open.../riv/druhVysledku	J - Článek v odborném periodiku
http://linked.open...iv/duvernostUdaju	S - Úplné a pravdivé údaje nepodléhající ochraně podle zvláštních právních předpisů
http://linked.open...titaPredkladatele	Ústav termomechaniky AV ČR, v. v. i.
http://linked.open...dnocenehoVysledku	341211
http://linked.open...ai/riv/idVysledku	RIV/61388998:_____/09:00335309
http://linked.open...riv/jazykVysledku	eng - angličtina
http://linked.open.../riv/klicovaSlova	capacitor-clamped multilevel inverter; flying capacitor voltage balancing; pulse width modulation (PWM) (en)
http://linked.open.../riv/klicoveSlovo	capacitor-clamped multilevel inverter flying capacitor voltage balancing pulse width modulation (PWM)
http://linked.open...odStatuVydavatele	CZ - Česká republika
http://linked.open...ontrolniKodProRIV	[576C4BECC560]
http://linked.open...i/riv/nazevZdroje	Acta Technica ČSAV
http://linked.open...in/vavai/riv/obor	JA
http://linked.open...ichTvurcuVysledku	2 (xsd:int)
http://linked.open...cetTvurcuVysledku	2 (xsd:int)
http://linked.open...vavai/riv/projekt	*Universal industrial drive with high-voltage induction motor.
http://linked.open...UplatneniVysledku	2009
http://linked.open...v/svazekPeriodika	54
http://linked.open...iv/tvurceVysledku	Semerád, Radko Kokeš, Petr
http://linked.open...n/vavai/riv/zamer	Interaction of Electromagnetic Fields and Dynamics of Controlled Energy Conversions in Electrical Engineering
issn	0001-7043
number of pages	17 (xsd:int)

Faceted Search & Find service v1.16.118 as of Jun 21 2024

Alternative Linked Data Documents: ODE Content Formats:

RDF

ODATA

Microdata

About

OpenLink Virtuoso version 07.20.3240 as of Jun 21 2024, on Linux (x86_64-pc-linux-gnu), Single-Server Edition (126 GB total memory, 58 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software