About: High performance VHDL FIR filter structure for symbol timing system implemented on FPGA     Goto   Sponge   NotDistinct   Permalink

An Entity of Type : http://linked.opendata.cz/ontology/domain/vavai/Vysledek, within Data Space : linked.opendata.cz associated with source document(s)

AttributesValues
rdf:type
Description
  • The increasing popularity of Software Defined Radio is forcing complex digital signal processing blocks to be implemented in parallel design flow on FPGA or ASIC. Digital filters are necessary in transmitter / receiver side and FIR filters are often chosen for their beneficial properties against IIR filters. Symbol synchronization subsystem also maintains digital filters for interpolation purpose. The goal of this paper is to develop efficient fully parallel FIR filter structure in VHDL language for symbol synchronization purpose. The first part of this paper is focused on formulation distributed arithmetic technique for proposed FIR filter. The second part describes incorporation of this filter to symbol synchronization subsystem. The extensive emphasis will be put on efficient pipelined implementation with excellent registered performance and optimal design size. The result of RTL synthesis on FPGA is finally discussed.
  • The increasing popularity of Software Defined Radio is forcing complex digital signal processing blocks to be implemented in parallel design flow on FPGA or ASIC. Digital filters are necessary in transmitter / receiver side and FIR filters are often chosen for their beneficial properties against IIR filters. Symbol synchronization subsystem also maintains digital filters for interpolation purpose. The goal of this paper is to develop efficient fully parallel FIR filter structure in VHDL language for symbol synchronization purpose. The first part of this paper is focused on formulation distributed arithmetic technique for proposed FIR filter. The second part describes incorporation of this filter to symbol synchronization subsystem. The extensive emphasis will be put on efficient pipelined implementation with excellent registered performance and optimal design size. The result of RTL synthesis on FPGA is finally discussed. (en)
Title
  • High performance VHDL FIR filter structure for symbol timing system implemented on FPGA
  • High performance VHDL FIR filter structure for symbol timing system implemented on FPGA (en)
skos:prefLabel
  • High performance VHDL FIR filter structure for symbol timing system implemented on FPGA
  • High performance VHDL FIR filter structure for symbol timing system implemented on FPGA (en)
skos:notation
  • RIV/49777513:23220/14:43923596!RIV15-MSM-23220___
http://linked.open...avai/riv/aktivita
http://linked.open...avai/riv/aktivity
  • S
http://linked.open...vai/riv/dodaniDat
http://linked.open...aciTvurceVysledku
http://linked.open.../riv/druhVysledku
http://linked.open...iv/duvernostUdaju
http://linked.open...titaPredkladatele
http://linked.open...dnocenehoVysledku
  • 19077
http://linked.open...ai/riv/idVysledku
  • RIV/49777513:23220/14:43923596
http://linked.open...riv/jazykVysledku
http://linked.open.../riv/klicovaSlova
  • digital communication, digital filters, FPGA, signal processing, synchronization, VHDL (en)
http://linked.open.../riv/klicoveSlovo
http://linked.open...ontrolniKodProRIV
  • [F7FBA8C5A2F4]
http://linked.open...v/mistoKonaniAkce
  • Bělehrad
http://linked.open...i/riv/mistoVydani
  • Bělěhrad
http://linked.open...i/riv/nazevZdroje
  • 2014 22nd Telecommunications Forum (TELFOR)
http://linked.open...in/vavai/riv/obor
http://linked.open...ichTvurcuVysledku
http://linked.open...cetTvurcuVysledku
http://linked.open...UplatneniVysledku
http://linked.open...iv/tvurceVysledku
  • Fiala, Pavel
  • Linhart, Richard
http://linked.open...vavai/riv/typAkce
http://linked.open.../riv/zahajeniAkce
number of pages
http://purl.org/ne...btex#hasPublisher
  • Telecommunications Society Belgrade, Serbia
https://schema.org/isbn
  • 978-1-4799-6190-0
http://localhost/t...ganizacniJednotka
  • 23220
Faceted Search & Find service v1.16.118 as of Jun 21 2024


Alternative Linked Data Documents: ODE     Content Formats:   [cxml] [csv]     RDF   [text] [turtle] [ld+json] [rdf+json] [rdf+xml]     ODATA   [atom+xml] [odata+json]     Microdata   [microdata+json] [html]    About   
This material is Open Knowledge   W3C Semantic Web Technology [RDF Data] Valid XHTML + RDFa
OpenLink Virtuoso version 07.20.3240 as of Jun 21 2024, on Linux (x86_64-pc-linux-gnu), Single-Server Edition (126 GB total memory, 58 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software