About: FPGA realization of the digital frequency synthesizer     Goto   Sponge   NotDistinct   Permalink

An Entity of Type : http://linked.opendata.cz/ontology/domain/vavai/Vysledek, within Data Space : linked.opendata.cz associated with source document(s)

AttributesValues
rdf:type
Description
  • This paper describes a new architecture of a digital frequency synthesizer based on generators, counters and a register. The technique described here is much simpler then other methods. Presented synthesizer is the most suitable for the design of VLSI a rchitectures or for programmable logical devices (CPLD, FPGA). This synthesizer has a disadvantage in low output frequency, which can be overcome by using this synthesizer together with phase-locked loop.
  • This paper describes a new architecture of a digital frequency synthesizer based on generators, counters and a register. The technique described here is much simpler then other methods. Presented synthesizer is the most suitable for the design of VLSI a rchitectures or for programmable logical devices (CPLD, FPGA). This synthesizer has a disadvantage in low output frequency, which can be overcome by using this synthesizer together with phase-locked loop. (en)
Title
  • FPGA realization of the digital frequency synthesizer
  • FPGA realization of the digital frequency synthesizer (en)
skos:prefLabel
  • FPGA realization of the digital frequency synthesizer
  • FPGA realization of the digital frequency synthesizer (en)
skos:notation
  • RIV/49777513:23220/03:00000027!RIV/2004/MSM/232204/N
http://linked.open.../vavai/riv/strany
  • 205-207
http://linked.open...avai/riv/aktivita
http://linked.open...avai/riv/aktivity
  • P(LN00B084)
http://linked.open...vai/riv/dodaniDat
http://linked.open...aciTvurceVysledku
http://linked.open.../riv/druhVysledku
http://linked.open...iv/duvernostUdaju
http://linked.open...titaPredkladatele
http://linked.open...dnocenehoVysledku
  • 607658
http://linked.open...ai/riv/idVysledku
  • RIV/49777513:23220/03:00000027
http://linked.open...riv/jazykVysledku
http://linked.open.../riv/klicovaSlova
  • FPGA;digital frequency synthesizer;direct digital synthesis;phase-locked loop (en)
http://linked.open.../riv/klicoveSlovo
http://linked.open...ontrolniKodProRIV
  • [94E88263A4AC]
http://linked.open...v/mistoKonaniAkce
  • ZČU FEL Plzeň
http://linked.open...i/riv/mistoVydani
  • Pilsen
http://linked.open...i/riv/nazevZdroje
  • Applied Electronics 2003
http://linked.open...in/vavai/riv/obor
http://linked.open...ichTvurcuVysledku
http://linked.open...cetTvurcuVysledku
http://linked.open...ocetUcastnikuAkce
http://linked.open...nichUcastnikuAkce
http://linked.open...vavai/riv/projekt
http://linked.open...UplatneniVysledku
http://linked.open...iv/tvurceVysledku
  • Štork, Milan
  • Klusal, Miloš
http://linked.open...vavai/riv/typAkce
http://linked.open.../riv/zahajeniAkce
number of pages
http://purl.org/ne...btex#hasPublisher
  • Západočeská univerzita v Plzni
https://schema.org/isbn
  • 80-7082-951-6
http://localhost/t...ganizacniJednotka
  • 23220
Faceted Search & Find service v1.16.118 as of Jun 21 2024


Alternative Linked Data Documents: ODE     Content Formats:   [cxml] [csv]     RDF   [text] [turtle] [ld+json] [rdf+json] [rdf+xml]     ODATA   [atom+xml] [odata+json]     Microdata   [microdata+json] [html]    About   
This material is Open Knowledge   W3C Semantic Web Technology [RDF Data] Valid XHTML + RDFa
OpenLink Virtuoso version 07.20.3240 as of Jun 21 2024, on Linux (x86_64-pc-linux-gnu), Single-Server Edition (126 GB total memory, 77 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software