About: Fast Translated Simulation of ASIPs

Facets (new session)
Description
Metadata
Settings
- owl:sameAs
- Inference Rule:

About: Fast Translated Simulation of ASIPs Goto Sponge NotDistinct Permalink

An Entity of Type : http://linked.opendata.cz/ontology/domain/vavai/Vysledek, within Data Space : linked.opendata.cz associated with source document(s)

Attributes	Values
rdf:type	skos:Concept http://linked.opendata.cz/ontology/domain/vavai/Vysledek
Description	Application-specific instruction set processors are the core of nowadays embedded systems. Therefore, the designers need to have powerful tools for the processor design. The tools should be generated automatically based on a processor description. One of the most important tools is the simulator. It is used during a testing phase of the processor design and during target software development. The key feature of the simulator is its speed. The concept of a special simulation type - translated simulation - is presented in this paper. This simulation exploits information from a target C compiler. Both the simulator and the C compiler are generated based on the processor description in an architecture description language ISAC. Experimental results of this concept show very good simulation speed and fast generation of the simulator. Application-specific instruction set processors are the core of nowadays embedded systems. Therefore, the designers need to have powerful tools for the processor design. The tools should be generated automatically based on a processor description. One of the most important tools is the simulator. It is used during a testing phase of the processor design and during target software development. The key feature of the simulator is its speed. The concept of a special simulation type - translated simulation - is presented in this paper. This simulation exploits information from a target C compiler. Both the simulator and the C compiler are generated based on the processor description in an architecture description language ISAC. Experimental results of this concept show very good simulation speed and fast generation of the simulator. (en)
Title	Fast Translated Simulation of ASIPs Fast Translated Simulation of ASIPs (en)
skos:prefLabel	Fast Translated Simulation of ASIPs Fast Translated Simulation of ASIPs (en)
skos:notation	RIV/00216305:26230/10:PU89650!RIV12-MSM-26230___
http://linked.open...avai/riv/aktivita	P Z
http://linked.open...avai/riv/aktivity	P(7H10014), P(FR-TI1/038), P(GD102/09/H042), Z(MSM0021630503), Z(MSM0021630528)
http://linked.open...vai/riv/dodaniDat	2012
http://linked.open...aciTvurceVysledku	Přikryl, Zdeněk Křoustek, Jakub Hruška, Tomáš Kolář, Dušan
http://linked.open.../riv/druhVysledku	D - Článek ve sborníku
http://linked.open...iv/duvernostUdaju	S - Úplné a pravdivé údaje nepodléhající ochraně podle zvláštních právních předpisů
http://linked.open...titaPredkladatele	Vysoké učení technické v Brně / Fakulta informačních technologií
http://linked.open...dnocenehoVysledku	258840
http://linked.open...ai/riv/idVysledku	RIV/00216305:26230/10:PU89650
http://linked.open...riv/jazykVysledku	eng - angličtina
http://linked.open.../riv/klicovaSlova	Hardware/sofware co-design, Translated simulation, Architecture description language, Application-specific instruction set processors (en)
http://linked.open.../riv/klicoveSlovo	Application-specific instruction set processors Hardware/sofware co-design Translated simulation Architecture description language
http://linked.open...ontrolniKodProRIV	[75DA3A3CE50C]
http://linked.open...v/mistoKonaniAkce	Mikulov
http://linked.open...i/riv/mistoVydani	Brno
http://linked.open...i/riv/nazevZdroje	6th Doctoral Workshop on Mathematical and Engineering Methods in Computer Science
http://linked.open...in/vavai/riv/obor	IN
http://linked.open...ichTvurcuVysledku	4 (xsd:int)
http://linked.open...cetTvurcuVysledku	4 (xsd:int)
http://linked.open...vavai/riv/projekt	Mathematical and Engineering Approaches to Developing Reliable and Secure Concurrent and Distributed Computer Systems Smart Multicore Embedded SYstems System for Programming and Realization of Embedded Systems
http://linked.open...UplatneniVysledku	2010
http://linked.open...iv/tvurceVysledku	Hruška, Tomáš Kolář, Dušan Křoustek, Jakub Přikryl, Zdeněk
http://linked.open...vavai/riv/typAkce	WRD - Světová
http://linked.open.../riv/zahajeniAkce	2010-10-22 (xsd:date)
http://linked.open...n/vavai/riv/zamer	Nové trendy v mikroelektronických systémech a nanotechnologiích (MIKROSYN) Výzkum informačních technologií z hlediska bezpečnosti
number of pages	8 (xsd:int)
http://purl.org/ne...btex#hasPublisher	Masaryk University
https://schema.org/isbn	978-80-87342-10-7
http://localhost/t...ganizacniJednotka	26230

Faceted Search & Find service v1.16.118 as of Jun 21 2024

Alternative Linked Data Documents: ODE Content Formats:

RDF

ODATA

Microdata

About

OpenLink Virtuoso version 07.20.3240 as of Jun 21 2024, on Linux (x86_64-pc-linux-gnu), Single-Server Edition (126 GB total memory, 41 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software