| Attributes | Values |
|---|
| rdf:type
| |
| rdfs:seeAlso
| |
| Description
| - TASTE (Testability Analysis SuiTE) is a library of C++ functions allowing a user to - create a structural model of digital design: - Each design is represented by an object of clsDesign class. It is planned clsDesign object could consists of one ore more objects of clsCircuit class, each of them representing particular circuit within the design. In actual TASTE version, only one clsCircuit object is supported within a clsDesign object. The disadvantage shoud be removed in next TASTE version. - Actually, clsCircuit object consists of one or more modules (objects of clsModule class) forming a structure and transparency behavior of the circuit. - Next version of TASTE will be extended to modeling of hierarcical designs. - Interfaces are assigned to clsDesign / clsCircuit / clsModule objects by means of clsPort and clsBit objects. - Interconnections among clsDesign / clsCircuit / clsModule object interfaces are represented by means of clsWire objects. - Example functions for loading necessary structural and transparency data are implemented in fileio.cc (header file fileio.h). - run testability analysis (TA) over the modeled design: - Functions for saving TA results in html, LaTEX and plain-text formats are offered in actual version of TASTE library and available only to clsCircuit objects. However, set of similar functions can be easily extended to more classes, formats etc. - Optionally, it is possible to implement scan chains (popular design for testability (DFT) technique) into the original struct
- TASTE (Testability Analysis SuiTE) is a library of C++ functions allowing a user to - create a structural model of digital design: - Each design is represented by an object of clsDesign class. It is planned clsDesign object could consists of one ore more objects of clsCircuit class, each of them representing particular circuit within the design. In actual TASTE version, only one clsCircuit object is supported within a clsDesign object. The disadvantage shoud be removed in next TASTE version. - Actually, clsCircuit object consists of one or more modules (objects of clsModule class) forming a structure and transparency behavior of the circuit. - Next version of TASTE will be extended to modeling of hierarcical designs. - Interfaces are assigned to clsDesign / clsCircuit / clsModule objects by means of clsPort and clsBit objects. - Interconnections among clsDesign / clsCircuit / clsModule object interfaces are represented by means of clsWire objects. - Example functions for loading necessary structural and transparency data are implemented in fileio.cc (header file fileio.h). - run testability analysis (TA) over the modeled design: - Functions for saving TA results in html, LaTEX and plain-text formats are offered in actual version of TASTE library and available only to clsCircuit objects. However, set of similar functions can be easily extended to more classes, formats etc. - Optionally, it is possible to implement scan chains (popular design for testability (DFT) technique) into the original struct (en)
|
| Title
| - TASTE: Testability Analysis SuiTE
- TASTE: Testability Analysis SuiTE (en)
|
| skos:prefLabel
| - TASTE: Testability Analysis SuiTE
- TASTE: Testability Analysis SuiTE (en)
|
| skos:notation
| - RIV/00216305:26230/08:PR27617!RIV14-MSM-26230___
|
| http://linked.open...avai/riv/aktivita
| |
| http://linked.open...avai/riv/aktivity
| |
| http://linked.open...vai/riv/dodaniDat
| |
| http://linked.open...aciTvurceVysledku
| |
| http://linked.open.../riv/druhVysledku
| |
| http://linked.open...iv/duvernostUdaju
| |
| http://linked.open...onomickeParametry
| - Software volně šiřitelný a využitelný v rozsahu daném licenčními podmínkami.
|
| http://linked.open...titaPredkladatele
| |
| http://linked.open...dnocenehoVysledku
| |
| http://linked.open...ai/riv/idVysledku
| - RIV/00216305:26230/08:PR27617
|
| http://linked.open...terniIdentifikace
| |
| http://linked.open...riv/jazykVysledku
| |
| http://linked.open.../riv/klicovaSlova
| - digital, circuit, testability, analysis, scan, transparency, netlist, graph, model, searching, marking, reachability, library, component, template (en)
|
| http://linked.open.../riv/klicoveSlovo
| |
| http://linked.open...ontrolniKodProRIV
| |
| http://linked.open...in/vavai/riv/obor
| |
| http://linked.open...ichTvurcuVysledku
| |
| http://linked.open...cetTvurcuVysledku
| |
| http://linked.open...UplatneniVysledku
| |
| http://linked.open...echnickeParametry
| - Požadavky pro instalaci a spuštění: překladač jazyka C++ vyhovující alespoň ISO/IEC 14882:2003.
|
| http://linked.open...iv/tvurceVysledku
| |
| http://linked.open...avai/riv/vlastnik
| |
| http://linked.open...itiJinymSubjektem
| |
| http://linked.open...n/vavai/riv/zamer
| |
| http://localhost/t...ganizacniJednotka
| |
![[RDF Data]](/fct/images/sw-rdf-blue.png)
![[cxml]](/fct/images/cxml_doc.png)
![[csv]](/fct/images/csv_doc.png)
![[text]](/fct/images/ntriples_doc.png)
![[turtle]](/fct/images/n3turtle_doc.png)
![[ld+json]](/fct/images/jsonld_doc.png)
![[rdf+json]](/fct/images/json_doc.png)
![[rdf+xml]](/fct/images/xml_doc.png)
![[atom+xml]](/fct/images/atom_doc.png)
![[html]](/fct/images/html_doc.png)