About: Representation of Datapath Structure in Predicate Logic and its Implementation in Prolog

Facets (new session)
Description
Metadata
Settings
- owl:sameAs
- Inference Rule:

About: Representation of Datapath Structure in Predicate Logic and its Implementation in Prolog Goto Sponge NotDistinct Permalink

An Entity of Type : http://linked.opendata.cz/ontology/domain/vavai/Vysledek, within Data Space : linked.opendata.cz associated with source document(s)

Attributes	Values
rdf:type	skos:Concept http://linked.opendata.cz/ontology/domain/vavai/Vysledek
Description	The goal of our research is to develop a methodology for a digital circuit testability analysis. It is reached through the analysis of data paths which exist in the circuit as result of the design process to utilize them for diagnostic data transfers, the i path concept is used. A formal approach allows create a formal model of a circuit, describe its diagnostic properties and describe testability analysis algorithms, all of them formally. Due to the fact that all objects in the datapath structure of thhe circuit and its properties from the testability analysis point of view are described in language of predicate logic, the Prolog language was chosen. It includes tools converting VHDL description of the circuit structure and its properties into facts and clauses which establish facts database. On base of such a database i path search algorithm is implemented. The goal of our research is to develop a methodology for a digital circuit testability analysis. It is reached through the analysis of data paths which exist in the circuit as result of the design process to utilize them for diagnostic data transfers, the i path concept is used. A formal approach allows create a formal model of a circuit, describe its diagnostic properties and describe testability analysis algorithms, all of them formally. Due to the fact that all objects in the datapath structure of thhe circuit and its properties from the testability analysis point of view are described in language of predicate logic, the Prolog language was chosen. It includes tools converting VHDL description of the circuit structure and its properties into facts and clauses which establish facts database. On base of such a database i path search algorithm is implemented. (en)
Title	Representation of Datapath Structure in Predicate Logic and its Implementation in Prolog Representation of Datapath Structure in Predicate Logic and its Implementation in Prolog (en)
skos:prefLabel	Representation of Datapath Structure in Predicate Logic and its Implementation in Prolog Representation of Datapath Structure in Predicate Logic and its Implementation in Prolog (en)
skos:notation	RIV/00216305:26230/03:PU42561!RIV/2004/GA0/262304/N
http://linked.open.../vavai/riv/strany	727-730
http://linked.open...avai/riv/aktivita	P
http://linked.open...avai/riv/aktivity	P(GA102/01/1531), P(GP102/03/P176)
http://linked.open...vai/riv/dodaniDat	2004
http://linked.open...aciTvurceVysledku	Zbořil, František Růžička, Richard
http://linked.open.../riv/druhVysledku	D - Článek ve sborníku
http://linked.open...iv/duvernostUdaju	S - Úplné a pravdivé údaje nepodléhající ochraně podle zvláštních právních předpisů
http://linked.open...titaPredkladatele	Vysoké učení technické v Brně / Fakulta informačních technologií
http://linked.open...dnocenehoVysledku	625311
http://linked.open...ai/riv/idVysledku	RIV/00216305:26230/03:PU42561
http://linked.open...riv/jazykVysledku	eng - angličtina
http://linked.open.../riv/klicovaSlova	Prolog, predicate logic, testability analysis, datapath (en)
http://linked.open.../riv/klicoveSlovo	Prolog testability analysis predicate logic datapath
http://linked.open...ontrolniKodProRIV	[D802BEAC220C]
http://linked.open...v/mistoKonaniAkce	Vysoké Tatry
http://linked.open...i/riv/mistoVydani	Košice
http://linked.open...i/riv/nazevZdroje	Proceedings of International Carpathian Control Conference
http://linked.open...in/vavai/riv/obor	JC
http://linked.open...ichTvurcuVysledku	2 (xsd:int)
http://linked.open...cetTvurcuVysledku	2 (xsd:int)
http://linked.open...ocetUcastnikuAkce	0 (xsd:int)
http://linked.open...nichUcastnikuAkce	0 (xsd:int)
http://linked.open...vavai/riv/projekt	Formal approaches in digital circuit diagnostics - testable design verification Formal approach to digital circuits test scheduling
http://linked.open...UplatneniVysledku	2003
http://linked.open...iv/tvurceVysledku	Růžička, Richard Zbořil, František
http://linked.open...vavai/riv/typAkce	EUR - Evropská
http://linked.open.../riv/zahajeniAkce	2003-05-26 (xsd:date)
number of pages	4 (xsd:int)
http://purl.org/ne...btex#hasPublisher	Technická univerzita v Košiciach
https://schema.org/isbn	80-7099-509-2
http://localhost/t...ganizacniJednotka	26230

Faceted Search & Find service v1.16.118 as of Jun 21 2024

Alternative Linked Data Documents: ODE Content Formats:

RDF

ODATA

Microdata

About

OpenLink Virtuoso version 07.20.3240 as of Jun 21 2024, on Linux (x86_64-pc-linux-gnu), Single-Server Edition (126 GB total memory, 58 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software