About: VHDL-AMS MODELING OF DC-DC CONVERTERS FOR STEADYSTATE ANALYSIS

Facets (new session)
Description
Metadata
Settings
- owl:sameAs
- Inference Rule:

About: VHDL-AMS MODELING OF DC-DC CONVERTERS FOR STEADYSTATE ANALYSIS Goto Sponge NotDistinct Permalink

An Entity of Type : http://linked.opendata.cz/ontology/domain/vavai/Vysledek, within Data Space : linked.opendata.cz associated with source document(s)

Attributes	Values
rdf:type	skos:Concept http://linked.opendata.cz/ontology/domain/vavai/Vysledek
Description	The paper describes a technique for creating behavioral models of switched DC-DC converters based on a combination of the averaged and the switch-level modeling styles, which allows performing steady-state analysis using a single run of the standard Spice transient simulation. The averaging consists in creating an equivalent model of DC-DC converter for quantities averaged over the switching period. Finding the DC operating point of an averaged model is equivalent to finding the steady-state solution in the switch-level model. Standard transient simulation with the DC operating point as the initial condition is then equivalent to the steady-state analysis. The technique of modified PWM switch is used, which allows incorporating the on-resistance of the active switch together with the forward voltage drop and the differential resistance of diode-type passive switch. This approach allows sharing the values of state variables between DC and transient analyses. The paper describes a technique for creating behavioral models of switched DC-DC converters based on a combination of the averaged and the switch-level modeling styles, which allows performing steady-state analysis using a single run of the standard Spice transient simulation. The averaging consists in creating an equivalent model of DC-DC converter for quantities averaged over the switching period. Finding the DC operating point of an averaged model is equivalent to finding the steady-state solution in the switch-level model. Standard transient simulation with the DC operating point as the initial condition is then equivalent to the steady-state analysis. The technique of modified PWM switch is used, which allows incorporating the on-resistance of the active switch together with the forward voltage drop and the differential resistance of diode-type passive switch. This approach allows sharing the values of state variables between DC and transient analyses. (en)
Title	VHDL-AMS MODELING OF DC-DC CONVERTERS FOR STEADYSTATE ANALYSIS VHDL-AMS MODELING OF DC-DC CONVERTERS FOR STEADYSTATE ANALYSIS (en)
skos:prefLabel	VHDL-AMS MODELING OF DC-DC CONVERTERS FOR STEADYSTATE ANALYSIS VHDL-AMS MODELING OF DC-DC CONVERTERS FOR STEADYSTATE ANALYSIS (en)
skos:notation	RIV/00216305:26220/08:PU76244!RIV10-MSM-26220___
http://linked.open...avai/riv/aktivita	P Z
http://linked.open...avai/riv/aktivity	P(GA102/08/0784), Z(MSM0021630513)
http://linked.open...vai/riv/dodaniDat	2010
http://linked.open...aciTvurceVysledku	Kolka, Zdeněk Kovář, Jan
http://linked.open.../riv/druhVysledku	D - Článek ve sborníku
http://linked.open...iv/duvernostUdaju	S - Úplné a pravdivé údaje nepodléhající ochraně podle zvláštních právních předpisů
http://linked.open...titaPredkladatele	Vysoké učení technické v Brně / Fakulta elektrotechniky a komunikačních technologií
http://linked.open...dnocenehoVysledku	402596
http://linked.open...ai/riv/idVysledku	RIV/00216305:26220/08:PU76244
http://linked.open...riv/jazykVysledku	eng - angličtina
http://linked.open.../riv/klicovaSlova	DC-DC converters, Averaging, Steady-state analysis, Behavioral modeling, VHDL-AMS (en)
http://linked.open.../riv/klicoveSlovo	Averaging VHDL-AMS Behavioral modeling DC-DC converters Steady-state analysis
http://linked.open...ontrolniKodProRIV	[2FD38C874931]
http://linked.open...v/mistoKonaniAkce	Poznaň
http://linked.open...i/riv/mistoVydani	Poland
http://linked.open...i/riv/nazevZdroje	Proc. of the 15th International Conference MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS
http://linked.open...in/vavai/riv/obor	JA
http://linked.open...ichTvurcuVysledku	2 (xsd:int)
http://linked.open...cetTvurcuVysledku	2 (xsd:int)
http://linked.open...vavai/riv/projekt	Special methods of modeling and simulation of switched circuits
http://linked.open...UplatneniVysledku	2008
http://linked.open...iv/tvurceVysledku	Kolka, Zdeněk Kovář, Jan
http://linked.open...vavai/riv/typAkce	WRD - Světová
http://linked.open.../riv/zahajeniAkce	2008-06-19 (xsd:date)
http://linked.open...n/vavai/riv/zamer	Advanced Electronic Communication Systems and Technologies (ELCOM)
number of pages	4 (xsd:int)
http://purl.org/ne...btex#hasPublisher	Technical University of Lodz
https://schema.org/isbn	83-922632-7-8
http://localhost/t...ganizacniJednotka	26220

Faceted Search & Find service v1.16.118 as of Jun 21 2024

Alternative Linked Data Documents: ODE Content Formats:

RDF

ODATA

Microdata

About

OpenLink Virtuoso version 07.20.3240 as of Jun 21 2024, on Linux (x86_64-pc-linux-gnu), Single-Server Edition (126 GB total memory, 49 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software