About: New VHDL Design of Decimation Filter for Sigma-Delta Modulator

Facets (new session)
Description
Metadata
Settings
- owl:sameAs
- Inference Rule:

About: New VHDL Design of Decimation Filter for Sigma-Delta Modulator Goto Sponge NotDistinct Permalink

An Entity of Type : http://linked.opendata.cz/ontology/domain/vavai/Vysledek, within Data Space : linked.opendata.cz associated with source document(s)

Attributes	Values
rdf:type	skos:Concept http://linked.opendata.cz/ontology/domain/vavai/Vysledek
Description	Článek popisuje potřebné kroky při návrhu decimačního filtru pro sigma-delta modulátor. Návrh byl prováděn pomocí nástrojů Matlab a MathCad.Pro výsledný návrh byl použit jazyk VHDL a pak byl implementován do obvodu FPGA Spartan-3. (cs) This paper describes steps involved in a new VHDL design of a decimation filter for a sigma-delta (ΣΔ) modulator. Parameters of decimation filter are derived from the specifications of the overall ΣΔ modulator. Using Matlab and MathCAD tool it is possible to find the filter order, the required quantization level for the coefficients and their values. Finally, by analyzing the design, we can find an efficient way to implement the filter in hardware. This structure is designed in two versions using VHDL. The first version is programmed and tested on a FPGA chip. Then second version was created for Cadence software tool to implement into a chip in the AMIS CMOS 0.7 µm technology. This paper describes steps involved in a new VHDL design of a decimation filter for a sigma-delta (ΣΔ) modulator. Parameters of decimation filter are derived from the specifications of the overall ΣΔ modulator. Using Matlab and MathCAD tool it is possible to find the filter order, the required quantization level for the coefficients and their values. Finally, by analyzing the design, we can find an efficient way to implement the filter in hardware. This structure is designed in two versions using VHDL. The first version is programmed and tested on a FPGA chip. Then second version was created for Cadence software tool to implement into a chip in the AMIS CMOS 0.7 µm technology. (en)
Title	New VHDL Design of Decimation Filter for Sigma-Delta Modulator Návrh decimačního filtru pro sigma-delta modulátor pomocí VHDL (cs) New VHDL Design of Decimation Filter for Sigma-Delta Modulator (en)
skos:prefLabel	New VHDL Design of Decimation Filter for Sigma-Delta Modulator Návrh decimačního filtru pro sigma-delta modulátor pomocí VHDL (cs) New VHDL Design of Decimation Filter for Sigma-Delta Modulator (en)
skos:notation	RIV/00216305:26220/05:PU51430!RIV07-GA0-26220___
http://linked.open.../vavai/riv/strany	32-35
http://linked.open...avai/riv/aktivita	P Z
http://linked.open...avai/riv/aktivity	P(GA102/05/0869), P(GD102/03/H105), Z(MSM0021630503)
http://linked.open...vai/riv/dodaniDat	2007
http://linked.open...aciTvurceVysledku	Fujcik, Lukáš Vrba, Radimír Mougel, Thibault
http://linked.open.../riv/druhVysledku	D - Článek ve sborníku
http://linked.open...iv/duvernostUdaju	S - Úplné a pravdivé údaje nepodléhající ochraně podle zvláštních právních předpisů
http://linked.open...titaPredkladatele	Vysoké učení technické v Brně / Fakulta elektrotechniky a komunikačních technologií
http://linked.open...dnocenehoVysledku	532794
http://linked.open...ai/riv/idVysledku	RIV/00216305:26220/05:PU51430
http://linked.open...riv/jazykVysledku	eng - angličtina
http://linked.open.../riv/klicovaSlova	sigma-delta modulation, decimation filter, VHDL (en)
http://linked.open.../riv/klicoveSlovo	VHDL decimation filter sigma-delta modulation
http://linked.open...ontrolniKodProRIV	[D2332C0FFD1E]
http://linked.open...v/mistoKonaniAkce	Kuala Lumpur
http://linked.open...i/riv/mistoVydani	Kuala Lumpur, Malaysie
http://linked.open...i/riv/nazevZdroje	International Conference on Sesnsor and New Techniques in Pharmaceutical and Biomedical Research
http://linked.open...in/vavai/riv/obor	JA
http://linked.open...ichTvurcuVysledku	3 (xsd:int)
http://linked.open...cetTvurcuVysledku	3 (xsd:int)
http://linked.open...vavai/riv/projekt	Modern methods of electronic circuit analysis, design and applications New principles of intergrated low-voltage and low-power AD converters in sub-micron technologies
http://linked.open...UplatneniVysledku	2005
http://linked.open...iv/tvurceVysledku	Fujcik, Lukáš Vrba, Radimír Mougel, Thibault
http://linked.open...vavai/riv/typAkce	WRD - Světová
http://linked.open.../riv/zahajeniAkce	2005-09-05 (xsd:date)
http://linked.open...n/vavai/riv/zamer	Nové trendy v mikroelektronických systémech a nanotechnologiích (MIKROSYN)
number of pages	4 (xsd:int)
http://purl.org/ne...btex#hasPublisher	Malaysia
https://schema.org/isbn	0-7803-9371-6
http://localhost/t...ganizacniJednotka	26220

Faceted Search & Find service v1.16.118 as of Jun 21 2024

Alternative Linked Data Documents: ODE Content Formats:

RDF

ODATA

Microdata

About

OpenLink Virtuoso version 07.20.3240 as of Jun 21 2024, on Linux (x86_64-pc-linux-gnu), Single-Server Edition (126 GB total memory, 48 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software