About: Specification and Synthesis of Reusable Modules in VHDL

Facets (new session)
Description
Metadata
Settings
- owl:sameAs
- Inference Rule:

About: Specification and Synthesis of Reusable Modules in VHDL Goto Sponge NotDistinct Permalink

An Entity of Type : http://linked.opendata.cz/ontology/domain/vavai/Vysledek, within Data Space : linked.opendata.cz associated with source document(s)

Attributes	Values
rdf:type	skos:Concept http://linked.opendata.cz/ontology/domain/vavai/Vysledek
Description	Hardware-Software codesign, which implements a given specification with a set of system components such as ASIC, FPGA, CPLD, and processors, includes several key tasks such as system component allocation, functional partitioning, quality metrics estimation, and design space exploration. Hardware synthesis of embedded cores is one of the hardware-software codesign steps. In this paper, we focus on hardware reusable module specification. In addition, we describe how we can get many implementations to the specified reusable module using design space exploration during high-level synthesis (HLS) process. We propose a reusable module specification figure, and identify main concepts of the component created by the proposed methodology. Hardware-Software codesign, which implements a given specification with a set of system components such as ASIC, FPGA, CPLD, and processors, includes several key tasks such as system component allocation, functional partitioning, quality metrics estimation, and design space exploration. Hardware synthesis of embedded cores is one of the hardware-software codesign steps. In this paper, we focus on hardware reusable module specification. In addition, we describe how we can get many implementations to the specified reusable module using design space exploration during high-level synthesis (HLS) process. We propose a reusable module specification figure, and identify main concepts of the component created by the proposed methodology. (en)
Title	Specification and Synthesis of Reusable Modules in VHDL Specification and Synthesis of Reusable Modules in VHDL (en)
skos:prefLabel	Specification and Synthesis of Reusable Modules in VHDL Specification and Synthesis of Reusable Modules in VHDL (en)
skos:notation	RIV/00216305:26220/01:PU28646!RIV/2002/GA0/262202/N
http://linked.open.../vavai/riv/strany	137-140
http://linked.open...avai/riv/aktivita	P Z
http://linked.open...avai/riv/aktivity	P(GA102/01/1531), Z(MSM 262200012)
http://linked.open...vai/riv/dodaniDat	2002
http://linked.open...aciTvurceVysledku	Drábek, Vladimír Sllame M., Azeddien
http://linked.open.../riv/druhVysledku	D - Článek ve sborníku
http://linked.open...iv/duvernostUdaju	S - Úplné a pravdivé údaje nepodléhající ochraně podle zvláštních právních předpisů
http://linked.open...titaPredkladatele	Vysoké učení technické v Brně / Fakulta elektrotechniky a komunikačních technologií
http://linked.open...dnocenehoVysledku	696632
http://linked.open...ai/riv/idVysledku	RIV/00216305:26220/01:PU28646
http://linked.open...riv/jazykVysledku	eng - angličtina
http://linked.open.../riv/klicovaSlova	Hardware-software codesign, component allocation, functional partitioning, quality metrics estimation, design space exploration, reusable component (en)
http://linked.open.../riv/klicoveSlovo	design space exploration Hardware-software codesign component allocation functional partitioning quality metrics estimation reusable component
http://linked.open...ontrolniKodProRIV	[87BD4CFE0205]
http://linked.open...v/mistoKonaniAkce	Gyor
http://linked.open...i/riv/mistoVydani	Gyor, Hungary
http://linked.open...i/riv/nazevZdroje	Proceedings of fourth International Wokshop on IEEE Design and Diagnostics of Electronic Circuits and Systems IEEE DDCSE01
http://linked.open...in/vavai/riv/obor	JC
http://linked.open...ichTvurcuVysledku	2 (xsd:int)
http://linked.open...cetTvurcuVysledku	2 (xsd:int)
http://linked.open...ocetUcastnikuAkce	0 (xsd:int)
http://linked.open...nichUcastnikuAkce	0 (xsd:int)
http://linked.open...vavai/riv/projekt	Formal approaches in digital circuit diagnostics - testable design verification
http://linked.open...UplatneniVysledku	2001
http://linked.open...iv/tvurceVysledku	Drábek, Vladimír Sllame M., Azeddien
http://linked.open...vavai/riv/typAkce	WRD - Světová
http://linked.open.../riv/zahajeniAkce	2001-04-18 (xsd:date)
http://linked.open...n/vavai/riv/zamer	http://linked.opendata.cz/resource/domain/vavai/zamer/MSM%20262200012
number of pages	4 (xsd:int)
http://purl.org/ne...btex#hasPublisher	SZIF-UNIVERSITAS Ltd., Hungary
https://schema.org/isbn	963-7175-16-4
http://localhost/t...ganizacniJednotka	26220

Faceted Search & Find service v1.16.118 as of Jun 21 2024

Alternative Linked Data Documents: ODE Content Formats:

RDF

ODATA

Microdata

About

OpenLink Virtuoso version 07.20.3240 as of Jun 21 2024, on Linux (x86_64-pc-linux-gnu), Single-Server Edition (126 GB total memory, 58 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software