About: Framework for Fast Prototyping of Applications running on Reconfigurable Systems on Chip

Facets (new session)
Description
Metadata
Settings
- owl:sameAs
- Inference Rule:

About: Framework for Fast Prototyping of Applications running on Reconfigurable Systems on Chip Goto Sponge NotDistinct Permalink

An Entity of Type : http://linked.opendata.cz/ontology/domain/vavai/Vysledek, within Data Space : linked.opendata.cz associated with source document(s)

Attributes	Values
rdf:type	skos:Concept http://linked.opendata.cz/ontology/domain/vavai/Vysledek
Description	Recently introduced chips with ARM based processors and programmable logic provide huge potential for digital signal processing, networking and other applications. Many IP cores and operating systems have been prepared for these chips to simplify the development process. Nevertheless, the integration of IP cores and operating system is not covered by any development tool yet. Developers have to design, implement and debug the communication between hardware and software part of the application. Therefore we propose Reconfigurable System on Chip (RSoC) Framework to support rapid prototyping of applications running on FPGA chips with a processor. The framework consists of FPGA logic and OS drivers to support communication between application core in the FPGA and application software on the host processor. Moreover, the framework allows to configure automatically address space of components in the FPGA and supports dynamic loading of drivers according to the FPGA configuration. The developer c Recently introduced chips with ARM based processors and programmable logic provide huge potential for digital signal processing, networking and other applications. Many IP cores and operating systems have been prepared for these chips to simplify the development process. Nevertheless, the integration of IP cores and operating system is not covered by any development tool yet. Developers have to design, implement and debug the communication between hardware and software part of the application. Therefore we propose Reconfigurable System on Chip (RSoC) Framework to support rapid prototyping of applications running on FPGA chips with a processor. The framework consists of FPGA logic and OS drivers to support communication between application core in the FPGA and application software on the host processor. Moreover, the framework allows to configure automatically address space of components in the FPGA and supports dynamic loading of drivers according to the FPGA configuration. The developer c (en)
Title	Framework for Fast Prototyping of Applications running on Reconfigurable Systems on Chip Framework for Fast Prototyping of Applications running on Reconfigurable Systems on Chip (en)
skos:prefLabel	Framework for Fast Prototyping of Applications running on Reconfigurable Systems on Chip Framework for Fast Prototyping of Applications running on Reconfigurable Systems on Chip (en)
skos:notation	RIV/00216305:26230/13:PU106392!RIV14-MV0-26230___
http://linked.open...avai/riv/aktivita	P
http://linked.open...avai/riv/aktivity	P(VG20102015022)
http://linked.open...vai/riv/dodaniDat	2014
http://linked.open...aciTvurceVysledku	Kořenek, Jan Košař, Vlastimil Viktorin, Jan Korček, Pavol
http://linked.open.../riv/druhVysledku	D - Článek ve sborníku
http://linked.open...iv/duvernostUdaju	S - Úplné a pravdivé údaje nepodléhající ochraně podle zvláštních právních předpisů
http://linked.open...titaPredkladatele	Vysoké učení technické v Brně / Fakulta informačních technologií
http://linked.open...dnocenehoVysledku	75664
http://linked.open...ai/riv/idVysledku	RIV/00216305:26230/13:PU106392
http://linked.open...riv/jazykVysledku	eng - angličtina
http://linked.open.../riv/klicovaSlova	FPGA, ARM, SoC, framework, Linux (en)
http://linked.open.../riv/klicoveSlovo	FPGA Linux framework ARM SoC
http://linked.open...ontrolniKodProRIV	[41ECFD34F714]
http://linked.open...v/mistoKonaniAkce	Cagliari
http://linked.open...i/riv/mistoVydani	Cagliari
http://linked.open...i/riv/nazevZdroje	Proceedings of the 2013 Conference on Design & Architectures for Signal & Image Processing
http://linked.open...in/vavai/riv/obor	JC
http://linked.open...ichTvurcuVysledku	4 (xsd:int)
http://linked.open...cetTvurcuVysledku	4 (xsd:int)
http://linked.open...vavai/riv/projekt	Modern tools for detection and mitigation of cyber criminality on the New Generation Internet
http://linked.open...UplatneniVysledku	2013
http://linked.open...iv/tvurceVysledku	Korček, Pavol Kořenek, Jan Košař, Vlastimil Viktorin, Jan
http://linked.open...vavai/riv/typAkce	WRD - Světová
http://linked.open.../riv/zahajeniAkce	2013-10-08 (xsd:date)
number of pages	2 (xsd:int)
http://purl.org/ne...btex#hasPublisher	European Electronic Chips & Systems design Initiative
https://schema.org/isbn	979-10-92279-01-6
http://localhost/t...ganizacniJednotka	26230

Faceted Search & Find service v1.16.118 as of Jun 21 2024

Alternative Linked Data Documents: ODE Content Formats:

RDF

ODATA

Microdata

About

OpenLink Virtuoso version 07.20.3240 as of Jun 21 2024, on Linux (x86_64-pc-linux-gnu), Single-Server Edition (126 GB total memory, 106 GB memory in use)
Data on this page belongs to its respective rights holders.
Virtuoso Faceted Browser Copyright © 2009-2024 OpenLink Software